Xiphera Wins ECSO STARtup Award 2025 for Innovation in Cybersecurity
May 22, 2025 -- The hardware-based security technology company Xiphera has been awarded the ECSO STARtup Award 2025, following the European finals held in The Hague, Netherlands. Organized by the European Cyber Security Organisation (ECSO), the award recognized Xiphera’s hardware-based cryptographic solutions as the most outstanding innovation among the finalists.
This recognition highlights the growing importance of hardware-level cybersecurity in securing critical infrastructure such as energy, telecommunications, and defense systems. The jury selected Xiphera after a day of finalist pitches and expert discussions.
“This is a great recognition for our entire team. It strengthens our belief that there is a real demand for the solutions we’re building—both in Europe and globally,” said CEO and Co-founder Matti Tommiska.
ECSO is a non-profit organisation driving collaboration between public and private stakeholders in the European cybersecurity landscape. The STARtup Award showcases Europe’s most promising cybersecurity start-ups and provides them with visibility, access to investors, and opportunities for growth and international partnerships.
Winning the ECSO STARtup Award 2025 gives Xiphera increased visibility within the European cybersecurity ecosystem and opens doors for new collaborations and customer relationships.
Related Semiconductor IP
- xQlave® PQC ML-DSA (Dilithium)
- NIST P-256/P-384 ECDH+ECDSA - Compact ECC IP Cores supporting ECDH and ECDSA on NIST P-256/P-384
- High-Speed IP Core for ChaCha20-Poly1305 Authenticated Encryption
- MACsec - Extreme-Speed Variant
- Ultra-Secure, PQC-first, Root-of-Trust Security Platform
Related News
- UltraSoC wins Security Award for Bus Sentinel hardware cybersecurity IP
- Arteris Wins Gold Stevie® Award in the 2023 International Business Awards® for Technical Innovation of the Year
- Secure-IC strengthens its innovation leadership in embedded cybersecurity with the acquisition of eShard patents portfolio
- MICROIP Debuts at CES 2025, Showcasing Rapid ASIC Design and AI Innovation
Latest News
- True Circuits Introduces the Low-jitter Digital Ultra+ PLL at the Design Automation Conference
- Launch of BrainChip Developer Hub Accelerates Event-Based AI Innovation on Akida™ Platform with Release of MetaTF 2.13
- Agnisys Ignites DAC 2025 with IDesignSpec Suite v9, IDS-FPGA Launch, AI² and IDS-Integrate Enhancements.
- CAST Launches Multi-Channel DMA IP Core Ideal for Streaming Applications
- ZeroRISC Gets $10 Million Funding, Says Open-Source Silicon Security ‘Inevitable’