Princeton finds bugs in RISC-V architecture
April 19, 2017 // By Peter Clarke, EENews Europe
Researchers at Princeton University have discovered a series of memory-consistency errors in high-performance implementations of the RISC-V processor instruction specification.
If uncorrected these errors could cause hard-to-debug errors, crashes and security vulnerabilities in software on RISC-V chips, the research team said, but added that changes are being made to the specification ahead of a "formal release" of the ISA later in 2017.
RISC-V is an open-source instruction set architecture originally developed for research and education but which is now becoming a standard open architecture for industry implementations with backing from numerous companies including AMD, Google, Hewlett Packard, Huawei, IBM, Micron, Microsemi, Microsoft, Nvidia, NXP, Rambus, Qualcomm, Samsung and Western Digital. The technology, if widely adopted, could be disruptive to the business models of established IP licensors such as ARM and Imagination.
To read the full article, click here
Related Semiconductor IP
- Custom RISC-V Processor
- 64-Bit 8-stage superscalar RISC-V processor
- 8-stage superscalar RISC-V processor
- Configurable RISC-V processor IP core
- Ultra-Low-Power Deeply Embedded RISC-V Processor
Related News
- SensiML Expands Platform Support to Include the RISC-V Architecture
- Arm vs. RISC-V in 2025: Which Architecture Will Lead the Way?
- TransEDA tool aims to catch bugs earlier, improve design reuse
- 0-In Announces Breakthrough Deep Counterexample Technology to Find the Toughest RTL Bugs Before Silicon
Latest News
- EnSilica cuts post-quantum cryptography (PQC) silicon area with three-in-one IP block
- Perceptia Devices Release pPLL08W, best-in-class RF PLL IP in GF22FDX
- Axiomise Partners With Bluespec to Verify Its RISC-V Cores
- Rapidus Achieves Significant Milestone at its State-of-the-Art Foundry with Prototyping of Leading-Edge 2nm GAA Transistors
- SEMIFIVE Files for Pre-IPO Review on KRX