Arm vs. RISC-V in 2025: Which Architecture Will Lead the Way?
RISC-V’s advantages—customizability, scalability, and cost-effectiveness—make it a strong competitor to Arm.
By Emily Newton, EETimes Europe (December 24, 2024)
Could the fifth generation of reduced instruction set computing (RISC) dethrone the long-established advanced RISC machine (Arm) and x86 architectures? While the discussion about Arm versus RISC-V is hotly debated, the benefits of this open standard cannot be overlooked. How soon could it achieve market dominance?
RISC-V is poised to reshape the chip landscape
RISC-V is rapidly gaining momentum. If current trends continue, it may surpass long-standing proprietary architectures like x86 and Arm. Some trendsetters have already embraced the latest instruction set architecture (ISA).
For instance, Nvidia’s existing graphics processing units are managed by up to 40 custom RISC-V cores developed in-house, depending on complexity. The company began transitioning away from proprietary microcontrollers in 2015, just five years after the open-standard ISA was introduced. Industry giants such as Google, Qualcomm, and Samsung have made similar moves.
For decades, proprietary ISAs have arguably stifled R&D progress. One of RISC-V’s advantages is that it facilitates collaborative solutions and encourages cost-effective experimentation, which in turn fosters innovation. Organizations no longer have to be held back by proprietary chip designers’ slow-moving product roadmaps.
A change like this would have enormous implications for global chip fabrication capacity and supply. For instance, according to the European Strategy and Policy Analysis System, it could propel the EU’s share of global chip revenue, which dropped from about 20% in the 1990s to less than 10% in the 2020s.
Why is RISC-V gaining significant momentum?
To read the full article, click here
Related Semiconductor IP
- SoC Security Platform / Hardware Root of Trust
- SPI to AHB-Lite Bridge
- Octal SPI Master/Slave Controller
- I2C and SPI Master/Slave Controller
- AHB/AXI4-Lite to AXI4-Stream Bridge
Related News
- Controversial former Arm China CEO founds RISC-V chip startup
- Arm China's ex-CEO sets up RISC-V company
- Andes Technology Showcases Leadership in AI and Automotive Applications at RISC-V Summit Europe 2024
- ESWIN Computing Pairs SiFive CPU, Imagination GPU and In House NPU in Latest RISC-V Edge Computing SoC
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing