Arm vs. RISC-V in 2025: Which Architecture Will Lead the Way?
RISC-V’s advantages—customizability, scalability, and cost-effectiveness—make it a strong competitor to Arm.
By Emily Newton, EETimes Europe (December 24, 2024)
Could the fifth generation of reduced instruction set computing (RISC) dethrone the long-established advanced RISC machine (Arm) and x86 architectures? While the discussion about Arm versus RISC-V is hotly debated, the benefits of this open standard cannot be overlooked. How soon could it achieve market dominance?
RISC-V is poised to reshape the chip landscape
RISC-V is rapidly gaining momentum. If current trends continue, it may surpass long-standing proprietary architectures like x86 and Arm. Some trendsetters have already embraced the latest instruction set architecture (ISA).
For instance, Nvidia’s existing graphics processing units are managed by up to 40 custom RISC-V cores developed in-house, depending on complexity. The company began transitioning away from proprietary microcontrollers in 2015, just five years after the open-standard ISA was introduced. Industry giants such as Google, Qualcomm, and Samsung have made similar moves.
For decades, proprietary ISAs have arguably stifled R&D progress. One of RISC-V’s advantages is that it facilitates collaborative solutions and encourages cost-effective experimentation, which in turn fosters innovation. Organizations no longer have to be held back by proprietary chip designers’ slow-moving product roadmaps.
A change like this would have enormous implications for global chip fabrication capacity and supply. For instance, according to the European Strategy and Policy Analysis System, it could propel the EU’s share of global chip revenue, which dropped from about 20% in the 1990s to less than 10% in the 2020s.
Why is RISC-V gaining significant momentum?
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- What’s on tap from RISC-V in 2025?
- Controversial former Arm China CEO founds RISC-V chip startup
- Arm China's ex-CEO sets up RISC-V company
- SEALSQ Introduces QS7001, a Newly Developed Cutting-Edge RISC-V Secure Hardware Platform, Specifically Designed for IoT security in the Post-Quantum Era
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications