SensiML Expands Platform Support to Include the RISC-V Architecture
Increasing Flexibility with Open Hardware and AI Tools for IoT Edge AI Development
PORTLAND, Ore., Oct. 10, 2024 -- SensiML™ Corporation, a leader in AI software for IoT and a subsidiary of QuickLogic (NASDAQ: QUIK), today announced the integration of RISC-V® processor support* within its comprehensive AI development tool suite. This addition offers developers unmatched flexibility in building intelligent, resource-constrained edge devices with AI/ML sensor data processing.
The open-source nature of the RISC-V architecture aligns with SensiML's commitment to transparent, accessible, and customizable solutions for the IoT market. With RISC-V support, developers can now use SensiML's open-source Piccolo AI™ AutoML tool to create ultra-efficient machine learning models tailored to specific applications using fully open-source hardware and software.
Expanding Hardware Choices for IoT Innovators
RISC-V's open-source processor design and SensiML's open-source Piccolo AI toolchain empower developers to design and deploy edge AI solutions with complete control over their product architecture. This combination also unlocks RISC-V's unique advantages in cost, customization, and scalability. According to a recent market forecast from Omdia, RISC-V processors are poised for significant growth, ramping from just under 1% market share in 2020 to nearly 25% of global processors sold by 2030.
"By supporting RISC-V, we're giving our customers more choice and flexibility in implementing AI on IoT edge devices," said Chris Rogers, CEO of SensiML. "As the only fully open-source AutoML development tool for edge AI, Piccolo AI allows developers to harness the full potential of RISC-V and other architectures to build high-performance, resource-efficient solutions for their specific needs."
Open-Source Synergy for Edge AI Development
RISC-V's open architecture and collaborative hardware innovation align well with SensiML's vision for open collaboration in AI software tools for IoT edge devices. RISC-V provides a cost-effective foundation for processor cores, while SensiML's Piccolo AI offers a transparent AutoML workflow for developing machine learning models at the edge. Together, they create a powerful, end-to-end platform for unique and optimized IoT products.
With RISC-V support, SensiML takes another step toward democratizing AI for IoT developers. The RISC-V instruction set architecture (ISA) is freely available to anyone seeking to use, implement, or modify it, and supports customization for applications that demand highly optimized SoCs as often required in remote edge sensing devices. This addition offers unprecedented flexibility and transparency, allowing developers to build IoT products on their terms.
About SensiML
SensiML, a subsidiary of QuickLogic (NASDAQ: QUIK), offers cutting-edge software that enables ultra-low-power IoT endpoints to implement AI and transform raw sensor data into meaningful insights directly on the device. The company's flagship solution, the SensiML Analytics Toolkit, provides an end-to-end development platform spanning data collection, labeling, algorithm and firmware auto-generation, and testing. The SensiML Toolkit supports a growing list of hardware, including RISC-V, 8/16/32-bit MCUs, Arm® Cortex®-M class and higher microcontroller cores, Intel® x86 processors, and heterogeneous core AI/ML optimized SoCs. For more information, visit https://sensiml.com.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- Virage Logic's 45nm and 28nm SiWare Memory Compilers Automatically Support Calypto's PowerPro MG tool
- Lattice Announces Updates and Enhancements to Its FPGA Design Tool Suite
- SiliconBlue's New iCEcube2 Development Tool Enables the Creation of Breakthrough Innovative Functions That Compliment Mobile Chipsets
- Analyst: Slowdown seen in fab tool biz
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers