Toshiba Licenses Rambus XDR Memory Architecture for HDTV Chipset
Los Altos, California, United States - Dec. 17, 2007 -- Rambus Inc. (Nasdaq:RMBS), one of the world’s premier technology licensing companies specializing in high-speed memory architectures, today announced that Toshiba Corporation has licensed its XDRTM memory controller interface cell (XIO) and XDR memory controller (XMC) for next-generation high-definition television (HDTV) chipsets. The XIO and XMC will be implemented in Toshiba’s 65nm process. Operating at 4.8Gbps, the XDR memory architecture will allow Toshiba’s HDTV chipset to deliver state-of-the-art image processing performance in its customers’ HDTVs.
“HDTVs now require as much memory bandwidth as many PCs in order to deliver the advanced features consumers demand,” said Hideki Moriyama, Deputy General Manager of the System LSI Division at Toshiba's Semiconductor Company. “With the XDR memory architecture, we are able to achieve both superior performance and a reduced bill of materials for our customers’ HDTV applications.”
The XDR memory architecture uses patented Rambus innovations such as Octal Data Rate (ODR) technology, Differential Rambus Signaling Level (DRSL), and FlexPhase™ circuits to deliver the highest bandwidth available while using fewer DRAM devices than industry-standard memory solutions. Higher memory performance as delivered by the XDR architecture enables the advanced features of next-generation HDTVs such as 1080p+ resolution, 120Hz refresh rates, 12-bit color, multiple full HD Picture-in-Picture (PiP) data streams, and advanced image enhancement algorithms.
“As a leading supplier of chipsets to HDTV manufacturers Toshiba delivers an exceptional viewing experience for consumers,” said Sharon Holt, senior vice president of sales, licensing and marketing at Rambus Inc. “With the XDR memory architecture, we’re able to meet the growing demands for bandwidth in an exciting new generation of consumer electronics products.”
Proven in high-volume and cost-competitive applications, Rambus solutions are backed by comprehensive engineering support services that range from chip design to system integration. XDR DRAM licensees include Elpida Memory Inc., Qimonda AG, and Samsung Electronics Co. Ltd. For more information about the XDR memory architecture, as well as the next-generation XDR2 DRAM with micro-threading, please visit www.rambus.com/xdr.
About Rambus Inc.
Rambus is one of the world's premier technology licensing companies specializing in the invention and design of high-speed memory architectures. Since its founding in 1990, the Company's patented innovations, breakthrough technologies and renowned integration expertise have helped industry-leading chip and system companies bring superior products to market. Rambus' technology and products solve customers' most complex chip and system-level interface challenges enabling unprecedented performance in computing, communications and consumer electronics applications. Rambus licenses both its world-class patent portfolio as well as its family of leadership and industry-standard interface products. Headquartered in Los Altos, California, Rambus has regional offices in North Carolina, India, Germany, Japan, Korea and Taiwan. Additional information is available at www.rambus.com.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- Rambus Expands Portfolio of DDR5 Memory Interface Chips for Data Centers and PCs
- Rambus Delivers 6400 MT/s DDR5 Registering Clock Driver to Advance Server Memory Performance
- Rambus Boosts AI Performance with 9.6 Gbps HBM3 Memory Controller IP
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
Latest News
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology