R&D Crisis Ahead?
Ed Sperling, Semiconductor Engineering
June 26th, 2014
Too many choices and uncertainty turn ROI for new chip architectures into riskier gambles—and force a rethinking of what’s next.
Listen to engineering management at chipmakers these days and a consistent theme emerges: They’re all petrified about where to place their next technology bets. Do they move to 14/16nm finFETs with plans to shrink to 10nm, 7nm and maybe even 5nm? Do they invest in 2.5D and 3D stacked die? Or do they eke more from existing process nodes using new process technologies, more compact designs and improved architectures?
Related Semiconductor IP
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
Related News
- Advantest steps up SoC test development in new U.S. R&D center
- Taiwan targets IC design as next expansion phase, plans SoC R&D park
- MIPS to take $2 million charge for acquiring Lexra's R&D
- NeoMagic pushes ahead with new SoC strategy, posts $6.8 million loss
Latest News
- Ainekko Acquires Esperanto Technologies’ Intellectual Property to Power Open-Source Edge AI Platform
- BAE Systems advances RH12™ Storefront with new radiation-hardened circuit technology for space community
- GlobalFoundries and BAE Systems Collaborate on Semiconductors for Space
- Synopsys Appoints Mike Ellow as Chief Revenue Officer
- Ainekko Buys Esperanto Hardware IP, Open-Sources It