Qualis debuts reusable verification components
Qualis debuts reusable verification components
By Richard Goering, EE Times
February 19, 2002 (12:10 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020219S0022
LAKE OSWEGO, Ore. Qualis Design Corp., a consulting firm, has launched its first standalone Domain Verification Components (DVCs), building blocks which support verification "reuse" by providing protocol-specific test environments for Synopsys Inc.'s Vera and Verisity Design Inc.'s Specman products.
Qualis on Monday (Feb. 18) announced an Ethernet DVC for Vera and an SPI Level 4, Phase 2 DVC for Specman. The company said the software saves weeks or months of effort otherwise required to learn Vera or Verisity's "e" language, and sets up a verification environment and devises a random-based test-generation methodology.
The off-the-shelf DVCs represent a new direction for Qualis, which had previously developed several Specman "verification components" for use with Qualis' consulting business. "What we're doing now is transitioning Qualis to a product focus," said Michael Horne, Qualis' presiden t and chief executive. "We're becoming something between an IP [intellectual-property] vendor and an EDA vendor."
Indeed, said Horne, what Qualis brings to verification is akin to what silicon IP brings to system-on-chip design. "Design reuse has caught on well, but verification reuse keeps getting left behind," he said. "Yet verification has become the dominant part of the design effort."
Qualis already has DVCs for Sonet, Utopia 1 and 2, and ATM for Specman. An ambitious road map includes more networking DVCs, processor cores and wireless communications protocols.
Horne called Vera and Specman powerful "general simulation engines," but said customers must do a lot more work to use them for specific problems. "It can take three to six person-months to get an environment together so people can write meaningful tests," he said.
The Ethernet DVC for Vera is a complete test environment for IEEE 802.3-2000, with programmable stimulus generation, automated response checking and tes t coverage measurement. It lets users generate test packets, detect collision conditions, catch protocol violations and check for standards compliance. An annual license is $7,500.
The SPI 4.2 DVC for Specman supports OIF SPI4-02.0, with random and directed stimulus generation checking and functional coverage. Its constrainable interface enables packet generation over multiple channels. The price is $10,000 per year.
Related Semiconductor IP
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
Related News
- Qualis and Verisity Partner to Deliver Reusable Verification Components
- Verisity Jumpstarts Customer Productivity With Reusable Verification Components
- FAA Reaffirms Approval of LynuxWorks LynxOS-178 Reusable Software Components RTOS for Safety-Critical Applications
- Breker Donates Advanced Test Suite Components to RISC-V International for Use in Future Compliance Activities
Latest News
- Sofics Tapes Out Test Chip on TSMC 4nm Process with Novel ESD IP and Low-Power 1.8V and 3.3V GPIO Solutions
- ChipAgents Raises Oversubscribed $21M Series A to Redefine AI for Chip Design
- Zero ASIC announces release of Platypus heterogeneous eFPGA
- Arteris Selected by 2V Systems for IO Chiplet for Data Center
- Ceva Introduces Wi-Fi 7 1x1 Client IP to Power Smarter, More Responsive AI-Enabled IoT Devices and Emerging Physical AI Systems