Poseidon Design Systems supports Synplicity Synthesis tools
San Jose, CA – June 16, 2005 – Poseidon Design Systems today announced that its Triton Tool suite provides direct support for the use of Synplicity synthesis tools.
“The fundamental value proposition of ESL (Electronic System-Level) design tools is the speed with which they enable system architects and designers to make informed architectural changes to a system to optimize its performance,” said Andrew Haines, the vice president of marketing at Synplicity. “Poseidon’s Triton Tool suite places this power in the hands of FPGA and ASIC engineers, and we are delighted that Poseidon has chosen to enable these customers to use of our synthesis tools in their design flows.”
The Triton Tools environment augments existing design flows to optimize the performance, power, and cost of processor-based architectures. Two tools comprise the Triton tool suite: Triton Tuner and Triton Builder. Triton Tuner gives ASIC designers the ability to rapidly evaluate their architectures much earlier in the design effort, thus uncovering performance bottlenecks and eliminating costly architectural rework later in the project. Triton Builder enables designers to rapidly and predictability repartition their hardware and software, adding sophisticated hardware acceleration modules to accelerate algorithmic computation.
“We share a common mission with Synplicity to enable designer productivity and speed time to market, and we are pleased to mutually support same type of customers,” stated Ravi Janak, CEO and President of Poseidon Design Systems.
“As a system-based EDA provider, we can ensure that our tools satisfy the needs of the global community of FPGA, platform ASIC and cell-based ASIC designers. To meet the needs of Synplicity’s growing customer base, we have tested RTL interoperability between our Triton Tool suite and Synplicity’s Synplify Pro® and Amplify® RapidChip products,” said Farzad Zarrinfar, Poseidon’s vice president of worldwide sales and marketing. “Moreover, this interoperability will allow designers to concentrate on design creativity, not on EDA tool integration.”
About Poseidon Design Systems
Poseidon is an Electronic Design Automation company with offices in Atlanta, GA., San Jose, CA, and Bangalore, India. It was founded in July 2002 to provide products and services for modeling and designing processor-based SoCs. Poseidon's Electronic System Level tools allow users to rapidly analyze, optimize and accelerate a complete SoC system. For additional information about Poseidon Design Systems, visit www.poseidon-systems.com.
“The fundamental value proposition of ESL (Electronic System-Level) design tools is the speed with which they enable system architects and designers to make informed architectural changes to a system to optimize its performance,” said Andrew Haines, the vice president of marketing at Synplicity. “Poseidon’s Triton Tool suite places this power in the hands of FPGA and ASIC engineers, and we are delighted that Poseidon has chosen to enable these customers to use of our synthesis tools in their design flows.”
The Triton Tools environment augments existing design flows to optimize the performance, power, and cost of processor-based architectures. Two tools comprise the Triton tool suite: Triton Tuner and Triton Builder. Triton Tuner gives ASIC designers the ability to rapidly evaluate their architectures much earlier in the design effort, thus uncovering performance bottlenecks and eliminating costly architectural rework later in the project. Triton Builder enables designers to rapidly and predictability repartition their hardware and software, adding sophisticated hardware acceleration modules to accelerate algorithmic computation.
“We share a common mission with Synplicity to enable designer productivity and speed time to market, and we are pleased to mutually support same type of customers,” stated Ravi Janak, CEO and President of Poseidon Design Systems.
“As a system-based EDA provider, we can ensure that our tools satisfy the needs of the global community of FPGA, platform ASIC and cell-based ASIC designers. To meet the needs of Synplicity’s growing customer base, we have tested RTL interoperability between our Triton Tool suite and Synplicity’s Synplify Pro® and Amplify® RapidChip products,” said Farzad Zarrinfar, Poseidon’s vice president of worldwide sales and marketing. “Moreover, this interoperability will allow designers to concentrate on design creativity, not on EDA tool integration.”
About Poseidon Design Systems
Poseidon is an Electronic Design Automation company with offices in Atlanta, GA., San Jose, CA, and Bangalore, India. It was founded in July 2002 to provide products and services for modeling and designing processor-based SoCs. Poseidon's Electronic System Level tools allow users to rapidly analyze, optimize and accelerate a complete SoC system. For additional information about Poseidon Design Systems, visit www.poseidon-systems.com.
Related Semiconductor IP
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
- 14-bit 12.5MSPS SAR ADC - Tower 65nm
Related News
- Cadence Design Systems Agrees to Plead Guilty and Pay Over $140 Million for Unlawfully Exporting Semiconductor Design Tools to a Restricted PRC Military University
- Synplicity and Lattice Expand Partnership to Include DSP Synthesis
- IAR Systems supports ARM DesignStart Program with highly optimizing and reliable development tools
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports Cadence Perspec System Verifier using System Level Notation
Latest News
- ZeroRISC and Leading Research Institutions Deliver Production-Grade Post-Quantum Cryptography for Open Silicon
- GlobalFoundries Announces Availability of AutoPro 150 eMRAM Technology on Enhanced FDX Platform for Advanced Automotive Applications
- MIPS and INOVA Collaborate to put Physical AI into the palm of Robotic hands with new Reference Platform
- Allegro DVT Launches DWP300 DeWarp Semiconductor IP
- Ubitium Tapes Out Universal Processor to End Embedded Computing Complexity Crisis