Poseidon Design Systems joins Altera Access Program
SAN JOSE, CALIF – June 03 , 2005 – Poseidon Design Systems today announced that it is a member of the Altera Commitment to Cooperative Engineering Solutions (ACCESS) Program, providing Altera customers the ability to perform system-level analysis, optimization and acceleration for designs utilizing Altera’s Nios II embedded processors.
Altera established the ACCESS Program to recognize the importance of supporting industry-leading design software. Through this program, Altera and its EDA partners collaborate closely to deliver a flexible yet seamless design flow for creating system-on-a-programmable-chip (SOPC) designs.
“Optimizing system-level performance begins with effective hardware and software partitioning,” said Jim Smith, Altera’s director of EDA vendor relations. “The Triton Tool suite provides Altera customers with a window into the operational efficiency of their FPGA-based system, and then generates an optimal combination of algorithmic processing functions, memory and interfaces to off-load the Nios II embedded processor.”
The Triton Tools environment augments existing design flows to optimize performance, power, and cost of processor-based architectures. Two tools comprise the Triton tool suite: Triton Tuner and Triton Builder. Triton Tuner gives Altera FPGA designers the ability to rapidly evaluate their architectures much earlier in the design effort, thus uncovering performance bottlenecks and eliminating costly architectural rework later in the project. Triton Builder enables designers to rapidly and predictability repartition the hardware and software, adding sophisticated hardware acceleration modules to accelerate algorithmic computation.
“Poseidon’s relationship with Altera has created great value for FPGA architects, both in terms of technology and economics,” said Ravi Janak, president and CEO of Poseidon.
“The growing popularity of the Nios II processor among Altera’s customers represents a tremendous opportunity for Poseidon,” said Farzad Zarrinfar, vice president of worldwide sales and marketing at Poseidon. “Our purpose in joining Altera’s ACCESS program is to ensure a seamless design flow with Altera’s tools to enable this large and growing community of high-performance FPGA designers to optimize their design for performance, cost, and power dissipation while shortening their time to market and revenue.”
About Poseidon Design Systems
Poseidon is an Electronic Design Automation company with offices in Atlanta, GA., San Jose, CA, and Bangalore, India. It was founded in July 2002 to provide products and services for modeling and designing processor-based SoCs. Poseidon's Electronic System Level tools allow users to rapidly analyze, optimize and accelerate a complete SoC system. For additional information about Poseidon Design Systems, visit www.poseidon-systems.com.
# # #
Note: All trademarks and registered trademarks are the property of their respective owners.
Related Semiconductor IP
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
- 14-bit 12.5MSPS SAR ADC - Tower 65nm
Related News
- Edgewater Wireless Joins Arm Flexible Access Program, Accelerating Innovation in Next-Generation Wi-Fi
- Imagination launches Open Access program, providing scale-ups with a low-cost path to differentiated silicon
- Esperanto Technologies Launches New Cloud Access Program to Broaden Access to its Massively Parallel, Low Power RISC-V Solutions
- intoPIX Launches Access Program for Titanium Viewer and Titanium Show Apps at IBC 2024 Amsterdam
Latest News
- ZeroRISC and Leading Research Institutions Deliver Production-Grade Post-Quantum Cryptography for Open Silicon
- GlobalFoundries Announces Availability of AutoPro 150 eMRAM Technology on Enhanced FDX Platform for Advanced Automotive Applications
- MIPS and INOVA Collaborate to put Physical AI into the palm of Robotic hands with new Reference Platform
- Allegro DVT Launches DWP300 DeWarp Semiconductor IP
- Ubitium Tapes Out Universal Processor to End Embedded Computing Complexity Crisis