Politics Haunts TSMC's US Fab Plan
By Alan Patterson, EETimes (May 19, 2020)
TAIPEI – The announcement by Taiwan Semiconductor Manufacturing Co. (TSMC) last week to build a fab in the United States was very likely motivated by a number of political factors, according to people with knowledge of the matter. It’s a move that could haunt TSMC and its future.
On May 15, the company announced it will build a 5nm fab in the U.S. state of Arizona with support from that state and the U.S. federal government. Hours after the TSMC news broke, the U.S. Department of Commerce announced new restrictions on TSMC’s second-largest customer, HiSilicon of China. People say the two events were related to the issue of U.S. export control.
To read the full article, click here
Related Semiconductor IP
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
Related News
- GlobalFoundries Plans to Build New Fab in Upstate New York in Private-Public Partnership to Support U.S. Semiconductor Manufacturing
- TSMC Arizona and U.S. Department of Commerce Announce up to US$6.6 Billion in Proposed CHIPS Act Direct Funding, the Company Plans Third Leading-Edge Fab in Phoenix
- Ex-Elpida CEO's China Fab Plan Dropped?
- Report: TSMC's 3nm Fab Could Cost $20 Billion
Latest News
- SiMa.ai Secures Strategic Investment from Micron to Scale High-Performance, Power-Efficient Physical AI
- Codasip announces strategic pivot and divestiture
- UMC Reports Sales for March 2026
- Semidynamics Secures a Strategic Investment to Advance Memory-Centric AI Inference Chips
- Ultra Accelerator Link™ (UALink™) Consortium Publishes Four Specifications Defining In-Network Compute, Chiplets, Manageability and 200G Performance