Politics Haunts TSMC's US Fab Plan
By Alan Patterson, EETimes (May 19, 2020)
TAIPEI – The announcement by Taiwan Semiconductor Manufacturing Co. (TSMC) last week to build a fab in the United States was very likely motivated by a number of political factors, according to people with knowledge of the matter. It’s a move that could haunt TSMC and its future.
On May 15, the company announced it will build a 5nm fab in the U.S. state of Arizona with support from that state and the U.S. federal government. Hours after the TSMC news broke, the U.S. Department of Commerce announced new restrictions on TSMC’s second-largest customer, HiSilicon of China. People say the two events were related to the issue of U.S. export control.
To read the full article, click here
Related Semiconductor IP
- TSMC CLN3FFP HBM4 PHY
- Wi-Fi 7(be) RF Transceiver IP in TSMC 22nm
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- HBM3 PHY V2 (Hard) - TSMC N3P
- USB4 Gen3 x2-lane PHY, TSMC N5, 1.2V, N/S orientation, type-C
Related News
- GlobalFoundries Plans to Build New Fab in Upstate New York in Private-Public Partnership to Support U.S. Semiconductor Manufacturing
- TSMC Arizona and U.S. Department of Commerce Announce up to US$6.6 Billion in Proposed CHIPS Act Direct Funding, the Company Plans Third Leading-Edge Fab in Phoenix
- Ex-Elpida CEO's China Fab Plan Dropped?
- Report: TSMC's 3nm Fab Could Cost $20 Billion
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack