Platform for SOC design
Platform for SOC design
By David Larner, Embedded Systems
August 14, 2001 (10:27 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010814S0023
Mentor Graphics claims to have the semiconductor design industry's first environment for rapidly creating, configuring and verifying platform-based, system-on-chip (SoC) designs. The Platform Express environment enables design teams to build and configure a platform core and its corresponding peripherals and software in a virtual prototype. Simultaneously, Platform Express generates a custom verification environment to verify interfaces in the portion of the design surrounding the embedded processor and its attached peripherals. Platform Express allows drag and drop design of available processors, memories and peripherals automatically creating the necessary connections between components, depending on a selection of standard buses, including AMBA and VCI. Platform Express includes a memory map display that automatically displays address space use. Mentor Graphics is collaborating with leading semiconductor firms to provide Platform Express desi gn kits for popular SoC Platforms. The first platform developers include Oki and Altera.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- VeriSilicon Launches the Industry-Leading Automotive-Grade Intelligent Driving SoC Design Platform
- Andes and Arculus System Collaborate to Integrate iPROfiler™ into AndeSysC, Expanding Virtual Platform Support for RISC-V SoC Design
- OPENEDGES and SEMIFIVE Partnership Reinforce the SoC Platform
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms