Palmchip introduces IDE host controller IP core
Palmchip introduces IDE host controller IP core
By Michael Santarini, EE Times
May 1, 2000 (10:34 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000501S0014
Palmchip Corp. (San Jose, Calif.) has announced the availability of the BK-3709 IDE host controller intellectual property (IP) core.
The core, designed for easy integration into system-on-chip designs, provides a complete IDE host controller subsystem, the company said.
Using the BK-3709 core, the company said, system OEMs and fabless semiconductor companies can develop IDE host controller solutions faster and with lower development costs.
Palmchip claims the BK-3709 IDE host controller includes all of the digital circuitry needed to provide a complete interface between a host processor system and an IDE- or Atapi-compatible hard-drive subsystem or device.
The BK-3709 includes programmed I/O (PIO), multiword direct memory access (DMA) and Ultra ATA interface circuitry. It supports up to four separate hard-disk-drive device files.
The BK-3709 core also supports primary and secondary data channels with independent o r combined interrupts.
The design supports PIO modes 1 through 4; multiword DMA modes 0, 1 and 2; and synchronous Ultra ATA-33 and -66 modes 0 through 4.
An enhanced version, the BK-3710, featuring higher performance and Intel register-set compatibility, will be available in late June.
Palmchip said the BK-3709 IDE host controller core is shipped as RTL Verilog source code, but documentation, synthesis scripts and a testbench are also available.
The testbench includes the RTL source code, a simulation harness, models for the ATA slave devices, DMA and control interfaces, and test stimulus.
Palmchip and Altera Corp. also said last month that they would make the IDE host controller available this year through the Altera Megafunction Partners Program. Pricing for the Altera netlist version will be announced when the core is available through the program.
Visit www.palmchip.com.
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- All Digital Fractional-N RF Frequency Synthesizer PLL in GlobalFoundries 22FDX
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
Related News
- CAST Launches Multi-Channel DMA IP Core Ideal for Streaming Applications
- Palmchip Announces Advanced IDE Host Controller IP Core to Reduce Hard Disk Interface Development Time and Cost
- USB 3.1 Device & Host Controller IP Cores with highly configurable design for Superspeed data transfers in all kinds of advanced SoCs is available for immediate licensing
- SD/eMMC Host and Device Controller IP Cores including matching PHYs with high performance, and high storage capacity available for license to secure your removable and embedded storage
Latest News
- SEMIFIVE Files for Pre-IPO Review on KRX
- Innosilicon Scales LPDDR5X/5/4X/4 and DDR5/4 Combo IPs to 28nm and 22nm, Cementing Its Position as the ‘One Stop’ for Memory Interface Solutions
- Synopsys Completes Acquisition of Ansys
- Zephyr 4.0 Now Available for SCR RISC-V IP
- Lattice Semiconductor and Missing Link Electronics Become Partners to Accelerate FPGA Design Projects