PA Semi, Apple "Interconnect" at Startup
Junko Yoshida, EETimes
11/15/2017 00:01 AM EST
PARIS — With a body of engineering experience at LSI, Cisco, SiByte, Broadcom, PA Semi and Apple, Shailendra Desai is confident of his knowledge in SoC designs and what needs to be done.
Desai was senior engineering manager at Apple from 2007 to January 2013, where he cut his teeth on issues of interconnect architecture, as well as third-party and in-house IP integration. Desai said, “You can license individual IPs from various sources. But none of these IP vendors gave us a platform” to build and connect different IP blocks, in ways that might enable designers to optimize performance per watt for their SoCs.
Desai established Provino Technologies Inc. in 2015 to create a scalable platform for SoCs and IP subsystems. Provino hopes to help designers of SoCs for consumer, automotive and industrial applications where safety, security and energy efficiency are paramount, he explained.
To read the full article, click here
Related Semiconductor IP
- SPI Slave IP transfers to/from a AMBA APB, AXI, or AHB Interconnect
- AMBA AXI5-Lite Interconnect Verification IP
- AMBA AXI5 Interconnect Verification IP
- AMBA AXI4-Stream Interconnect Verification IP
- AMBA AXI4-Lite Interconnect Verification IP
Related News
- Alphawave Semi Partners with Keysight to Deliver Industry Leading Expertise and Interoperability for a Complete PCIe 6.0 Subsystem Solution
- Alphawave Semi Launches Industry's First 3nm UCIe IP with TSMC CoWoS Packaging
- Alphawave Semi Wins Fifth Consecutive TSMC OIP Ecosystem Forum Partner of the Year Award
- Alphawave Semi to Showcase Innovations and Lead Expert Panels on 224G, 128G PCIe 7.0, 32G UCIe, HBM 4, and Advanced Packaging Techniques at DesignCon 2025
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing