DMP adds OpenGL ES 2.0 shader-based graphics IP to its new "SMAPH" graphics IP core family
âSMAPH-Sâ is the worldâs smallest and most scalable OpenGL ES 2.0 IP core and sets a new benchmark for mobile to high performance computing devices.
Tokyo Japan -- November 23, 2009 â Digital Media Professionals Inc. (DMP hereafter), a world-class leader in 2D/3D graphics solutions, headquartered in Tokyo Japan, today announced "SMAPH-S", a next generation OpenGL ES 2.0 shader-based graphics IP core. DMP will start providing the core to initial customers in 1Q 2010.
SMAPH-S is a high-performance 3D graphics IP core that offers industry lowest power consumption with its state-of-the-art power saving technologies and highly optimized OpenGL ES 2.0 based-shader pipelines. SMAPH-S meets the widespread demand for ASIC/ASSP/SoC applications including mobile devices, consumer electronics, automotive, industry, game consoles, and entertainment devices. With its support of scalable shader architecture, the total number of the geometry and pixel processors can be configured from as small as 2 for entry level mobile devices, up to 24 for high performance devices.
SMAPH-S will be compliant with OpenGL ES 2.0 and fully supports the popular OpenGL ES 1.1, and OpenVG 1.1 standards.
SMAPH-S supports industry standard OCP and AMBA AXI bus interconnect as well as DMPâs proprietary architecture such as optimized cache structure for memory interfaces, which make it easy to integrate the IP into SoC, and achieve system level performance goals in real life implementations.
DMP continues to work with 3rd party middleware tool vendors and offers a variety of content creation tool chains to meet the wide range of needs for different types of application development.
DMP will exhibit SMAPH-S at the "Embedded Technology 2009â, one of Japanâs largest embedded technology trade shows, which will be held in Yokohama, Japan on November 18th â November 20th.
About DMP
Digital Media Professionals Inc. (DMP) is a world-class leader bringing 2D and 3D graphics solutions to market from Japan since its founding in 2002, and is currently developing graphics IP core based on DMP's cutting edge 3D graphics technology DMP Maestro Technology. (Headquarters at: 1-15-5 Naka-cho, Musashino-shi, Tokyo; Capital: 350 million JPY; President & C.E.O.: Tatsuo Yamamoto; http://www.dmprof.com/ )
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- All Digital Fractional-N RF Frequency Synthesizer PLL in GlobalFoundries 22FDX
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
Related News
- Khronos Group Releases OpenVG 1.1 Lite to Bring High-Quality Vector Graphics to OpenGL ES 2.0-Compatible GPUs
- Imagination Technologies' PowerVR MBX Enables OpenGL ES for Linux
- Renesas Technology Releases "OpenGL ES Library" 3-D Graphics Software for SH-Mobile3 Application Processor
- Falanx Submits Mali IP Cores to Khronos OpenGL ES Conformance Process
Latest News
- SEMIFIVE Files for Pre-IPO Review on KRX
- Innosilicon Scales LPDDR5X/5/4X/4 and DDR5/4 Combo IPs to 28nm and 22nm, Cementing Its Position as the ‘One Stop’ for Memory Interface Solutions
- Synopsys Completes Acquisition of Ansys
- Zephyr 4.0 Now Available for SCR RISC-V IP
- Lattice Semiconductor and Missing Link Electronics Become Partners to Accelerate FPGA Design Projects