Open Verification Methodology Helps KPIT Cummins Boost Productivity, Shorten Turnaround Time
BANGALORE, India -- July 31, 2008
-- Cadence Design Systems (I) Pvt Ltd., a subsidiary of Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic-design innovation, today announced that KPIT Cummins Infosystems Ltd. has successfully used the class-based Open Verification Methodology (OVM) to develop controller area network (CAN) verification IP for the automotive market. The OVM helped KPIT Cummins improve productivity and overall quality by identifying bugs within a few weeks of adoption, including some deeply embedded functional bugs.
“The OVM provides a robust methodology that is easy to implement and allows teams to ramp up quickly,” said Praveen Acharya, vice president, Semiconductor Solutions, KPIT Cummins Infosystems Ltd. “In addition, Cadence worked closely with us throughout the development cycle to ensure that we met our timelines and productivity goals.”
“In a relatively short period of time the OVM has raised the bar when it comes to verification methodology and IP integration,” said Michal Siwinski, product marketing group director for the Enterprise Verification Group, Cadence Design Systems. “The open source methodology allows leaders in the automotive market like KPIT Cummins to quickly take advantage of advanced verification features to directly address tight schedule demands and monitor overall investment.”
Open Verification Methodology
The Open Verification Methodology, based on IEEE Std. 1800™-2005 SystemVerilog standard, is the first open, language-interoperable, SystemVerilog verification methodology in the industry. It provides a methodology and accompanying library that allow users to create modular, reusable verification environments in which components communicate with each other via standard transaction-level modeling interfaces. It also enables intra- and inter-company reuse through a common methodology and classes for virtual sequences and block-to-system reuse, and full integration with other languages commonly used in production flows.
About Cadence
Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence® software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2007 revenues of approximately $1.6 billion, and has approximately 5,100 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Breker Verification Systems and Codasip Announce Cooperation to Drive Open, Commercial-Grade RISC-V SoC Verification Processes
- Blue Pearl Adds Design Verification and Methodology Services to its Product Portfolio
- Proven ARM-Synopsys Reference Methodology Expanded To Support Synopsys' Galaxy Signal Integrity Solution
- The European Space Agency and Prosilog collaborate to implement a new system level design methodology
Latest News
- How hardware-assisted verification (HAV) transforms EDA workflows
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology