OCP-IP Releases OCP Debug Socket Specification 2.0
BEAVERTON, Ore., Mar 26, 2013 -- Open Core Protocol International Partnership (OCP-IP) has released the OCP Debug Socket Specification 2.0. The latest version now includes support for Low Power Signaling as well as Cache Coherence signals that are available in the current version of the OCP specification. This allows the most complex processors to be debugged with exact visibility of traffic to or from the OCP bus on all levels of transactions, including all transfer states.
The additional debug signal interface definitions provided by the OCP Debug Socket Specification 2.0 ensure OCP remains the most complete and advanced multicore SoC socket available today. It addresses the visibility and control needed to best analyze the operation of OCP architectures and their design flows and provides a common set of debug options with consistent signal interfaces.
"With the evolution of heterogeneous Multi-Core Systems On the Chip (MC-SoC) the debug interconnection deserves special attention," said Ian Mackintosh, President of OCP-IP. "A set of standardized signaling and definitions make the debug wiring core-independent to match the OCP standard, and in doing so stimulates the development of predefined and verified debug IP blocks for quick and successful assembly of large MC-SoCs."
For a copy of the OCP-IP Debug spec version 2.0 click here.
Non-Members may access their copy by completing the Research License Agreement.
For all the latest information on OCP-IP please see our latest newsletter at: www.ocpip.org/newsletters.php.
About OCP-IP
Formed in 2001, OCP-IP is a non-profit corporation promoting, supporting and delivering the only openly licensed, core-centric protocol comprehensively fulfilling integration requirements of heterogeneous multicore systems. The Open Core Protocol (OCP) facilitates IP core reusability and reduces design time, risk, and manufacturing costs for all SoC and electronic designs by providing a comprehensive supporting infrastructure. For additional background and membership information, visit www.OCPIP.org.
Related Semiconductor IP
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
- 112G Multi-SerDes
- SHA3 Cryptographic Hash Cores
Related News
- Sonics, Nokia, Texas Instruments, MIPS, and UMC Launch OCP-IP to standardize IP core socket interface
- MIPI Alliance Enhances its MIPI NIDnT Debug and Test Specification to Enable Debugging over the Latest USB Type-C Connectors
- CHIPS Alliance Announces AIB 2.0 Draft Specification to Accelerate Design of Open Source Chiplets
- CXL Consortium Releases Compute Express Link 2.0 Specification
Latest News
- Andes Showcases Expanding RISC-V Ecosystem and Next-Generation “Cuzco” High-Performance CPU at RISC-V Summit North America 2025
- TSN Technology from CAST Powers Advanced Cancer Treatment
- Breker Donates Advanced Test Suite Components to RISC-V International for Use in Future Compliance Activities
- MIPI Alliance Releases New Groundbreaking Audio Interface Specification for High-Bandwidth, Low-Latency Consumer Electronics, Automotive and Industrial Applications
- TSMC Reports Third Quarter EPS of NT$17.44