NetSpeed Provides Support for ARM AMBA Protocol with Gemini 2.0
NetSpeed's Gemini 2.0 coherent network-on-chip IP provides exhaustive support for the ARM® AMBA® protocols. Gemini includes optimizations for connecting the latest generation of ARM IP, including the ARM Cortex®-A72 processors, ARM Mali™ GPUs, and dynamic memory controllers such as the ARM CoreLink® DMC-520.
San Jose, California -- November 11, 2015 -- NetSpeed Systems Inc., the supplier of on-chip network IP that is streamlining SoC design, announced that its new Gemini 2.0 product, the industry’s first fully configurable cache-coherent network-on-chip IP, provides exhaustive support for the ARM® AMBA® protocols. Gemini 2.0 includes optimizations for connecting the latest generation of ARM IP including the ARM Cortex®-A72 processors, ARM Mali™ GPUs, and dynamic memory controllers such as the ARM CoreLink® DMC-520.
In the pursuit of more performance with less power, manufacturers are including CPUs, special purpose processors and hardware accelerators along with conventional multicore processors in their SoC designs. For additional performance gains, many of these implementations use shared memory designs that required cache coherency to prevent conflicts.
“Cache coherency design can be hugely complex and it has a dramatic impact on system performance,” said Sundari Mitra, CEO and co-founder of NetSpeed Systems. “Gemini 2.0 offers anyone doing an ARM-based design a fully customizable, high performance cache coherency solution.”
“ARM’s rich ecosystem enables customers to integrate the components they need from a variety of sources,” said Nandan Nayampally, vice president of marketing, CPU group, ARM. “NetSpeed is a valued ARM partner and its offerings with the latest ARM interface specifications further enhance the success and diversity of the ARM community.”
About Gemini
Gemini is a scalable high-performance on-chip network IP solution that provides full cache coherency for small and large SoC designs. It supports all three levels of coherent traffic including cache-coherent, I/O-coherent, and non-coherent traffic in a single on-chip network. NetSpeed Gemini's unique architecture allows it to scale performance to match increasing coherency bandwidth. This allows NetSpeed Gemini to be used as NoC platform for entire product families. The underlying hardware elements, such as the coherency controller, coherency directory and NoC router are designed for supporting higher throughput – Terabits per second – with a lower footprint. Gemini delivers high performance and significant time-to-market advantages to SoC designers for a wide range of markets including mobile, networking and enterprise computing.
About NetSpeed Systems, Inc.
NetSpeed Systems provides scalable, coherent on-chip network IPs to SoC designers for a wide range of markets from mobile to high-performance computing and networking. NetSpeed's on-chip network platform delivers significant time-to-market advantages through a system-level approach, a high level of user-driven automation and state-of-the-art algorithms. NetSpeed Systems was founded in 2011 and is led by seasoned executives from the semiconductor and networking industries. The company is funded by top-tier investors from Silicon Valley. It is based in San Jose, California and has additional research and development facilities in Asia. For more information, visit http://www.netspeedsystems.com.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Silistix Self-Timed Interconnect Solution Supports AMBA Bus Protocol
- Sonics Offers Free Evaluation for Designers of Sonics Network for AMBA Protocol Solution
- Sonics Network for AMBA Protocol Now Available for Windows
- Synopsys Extends Support for ARM AMBA Protocol Verification with New Performance Checker for AMBA 4 AXI4
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack