Wind River and Cavium Networks Partner to Develop Advanced Multicore Device Debugging Solution
ALAMEDA, CA and MOUNTAIN VIEW, CA — January 29, 2008 — Wind River Systems, Inc. (NASDAQ:WIND), the global leader in Device Software Optimization (DSO), and Cavium Networks (NASDAQ: CAVM), a leading provider of highly integrated semiconductor products, today announced the immediate availability of their advanced multicore device development solution. The solution couples Wind River’s Workbench On-Chip Debugging and Wind River Compiler with Cavium Networks OCTEON multicore processors, providing customers with a simplified development environment encompassing a complete development ecosystem, on-chip debugging tools, compilers, support and knowledge. Further, hardware and software developers will benefit from improved productivity and user experience when developing on cutting-edge multicore offerings, enabling customers to get higher-quality products working and delivered in less time and with fewer errors.
Multicore technology delivers significant advantages to device developers by providing higher processor performance, more effective power usage and a smaller physical footprint for embedded devices. However, multicore technology also requires new tools and a new approach to development that enables hardware and software developers to debug multiple cores simultaneously, while optimizing the development process through the use of integrated tools. Features and capabilities of Wind River Workbench On-Chip Debugging and the Wind River Compiler are specifically targeted for sophisticated multicore silicon like Cavium Networks 16-core OCTEON multicore MIPS64® processors. The solution will help customers to:
- Quickly bring up the Cavium Networks OCTEON hardware and debug interactions between the hardware and software running across multiple cores
- Develop application software, including multi-threaded applications, in a seamless manner
- Accurately synchronize start and stop of multiple cores in order to determine problem areas
- Utilize On-Chip Debugging's unique System Mode debugging capabilities to view software activities on all cores at a given point in time in order to analyze the interaction of software running on multiple cores
- Maximize JTAG bandwidth for multicore debug with Wind River's JTAG accelerator technology to help speed the development and analysis processes
- Benefit from a scalable solution supporting debugging on scan chains with up to 128 cores
- Streamline development across multiple homogeneous and heterogeneous cores, including those with different instruction sets
- Use Wind River Compiler to generate optimized application code for OCTEON
"The successful deployment of multicore solutions requires not only advanced hardware and software designed specifically for multicore, but the development tools to troubleshoot problems early. We applaud the efforts of Wind River and Cavium Networks for developing solutions that will enable quicker and more effective debugging of multicore processors," said Jorge Magalhaes, vice president of marketing, Emerson Network Power. "This collaboration shows how members of the ecosystem can work together to bring valuable and powerful solutions to the marketplace."
"We have worked closely with Cavium Networks to provide a complete multicore debugging solution that supports the entire debug lifecycle from hardware bring-up through application development with Wind River Workbench, On-Chip Debugging Edition," said Sandy Orlando, Vice President and General Manager of Wind River On-Chip Debugging. "We are proud to be endorsed by Cavium Networks for multicore debugging and take great pride in our technology leadership in JTAG based multicore debug. With our solution, Wind River supports a wide variety of environments for very sophisticated and high performance multicore processors."
"The Cavium Networks OCTEON multicore MIPS64® processors are delivering industry-leading performance for a wide range of embedded networking, wireless and storage applications," said Rajiv Khemani, Vice President of Marketing and Sales, Cavium Networks. "Partnering with Wind River, an industry and technology leader for multicore development tools helps reduce the development time and accelerate time to revenue for our customers. Wind River’s On-Chip Debugging provides comprehensive and powerful multicore development capabilities that enable our joint customers to reduce development costs and produce higher quality products."
Availability
The Wind River Workbench, On-Chip Debugging solution for OCTEON is available today under Wind River's Enterprise and Perpetual Licensing Business Models. There are various hardware, software and bundle options available to the customer so that Wind River can provide a solution that best meets the needs of our end customer. To learn more, please contact your local Wind River sales contact, write to inquiries@windriver.com or visit http://www.windriver.com/products/OCD/workbench_OCD/.
For more information on Cavium Networks OCTEON processor family, please visit: http://www.caviumnetworks.com.
About Wind River
Wind River is the global leader in Device Software Optimization (DSO). Wind River enables companies to develop, run and manage device software faster, better, at lower cost and more reliably. Wind River platforms are pre-integrated, fully standardized, enterprise-wide development solutions. They reduce effort, cost and risk and optimize quality and reliability at all phases of the device software development process, from concept to deployed product.
Founded in 1981, Wind River is headquartered in Alameda, California, with operations worldwide. To learn more, visit Wind River at www.windriver.com or call 1-800-872-4977.
Related Semiconductor IP
Related News
- Novas and Denali team to speed debugging using memory subsystem information
- Ashling toolset provides NEXUS-standard debugging for Motorola’s new MPC565 automotive and industrial processor
- Ashling launches initiative on multi-core SoC debugging
- SynTest Expands Its Electronic Design Debugging Product Line, Introduces TurboDebug for SOC Memory-BIST Debug
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers