Debugging Complex Multicore Microcontroller Applications
According to Jens Braunes at PLS Programmierbare Logik & Systeme, the demand for debuggers capable of supporting heterogeneous and homogeneous environments continues to expand.
By Robert Huntley, EE Times Europe | April 24, 2025
Debugging an application is an intrinsic part of any embedded system. For most straightforward developments, an integrated development environment (IDE) provides the prerequisite workflow functions of code editor, compiler, debugger, and profiler. However, as embedded systems become more complex, often involving multicore SoCs, real-time operating systems, and a mix of heterogeneous and homogeneous architectures, the need for platform-wide, time-synchronized debugging becomes crucial.
Growth of complex SoC devices with heterogeneous and homogeneous architectures
According to Jens Braunes, product marketing manager at PLS Programmierbare Logik & Systeme GmbH (Lauta, Germany), the demand for debuggers capable of supporting heterogeneous and homogeneous environments continues to expand. “Most of the devices we support are multicore systems since we have customers with a reasonable share of the automotive device market,” Braunes said. “These are typically microcontroller systems with a mix of the same architecture, which is the homogeneous part, but very often, these types of microprocessors or microcontrollers have a heterogeneous part. They often contain special cores based on different architectures dedicated to domain-specific applications like security and specialist timer and signal algorithms. Also, there may be special cores dedicated to accelerating AI workloads.”
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related News
- Digital Blocks Announces Compact DB8051C Microcontroller IP Core for Complex Algorithm Finite State Machine Implementations
- Mentor Graphics Extends Nucleus RTOS with Industry-Leading Capabilities for Microcontroller and Multicore Applications
- TASKING and LDRA Announce Advanced Data and Control Coupling Capabilities to Measure Hidden Timing Interference in Multi-core Applications
- Avnet program aims to simplify complex designs
Latest News
- Safe and Secure Technologies, the new BSC and UPC spin-off that will design chips for critical sectors where “failure is not an option”
- CHERI-Mocha memory-safe compute subsystem is now open
- GlobalFoundries Files Patent Infringement Lawsuits Against Tower Semiconductor to Protect High-Performance American Chip Innovation
- Weebit Nano announces A$80.0 million Placement
- Joya Design Takes Neuromorphic Chip from Design to Device with First Innatera-Powered Consumer Audio Product at AWE China