MOSCAD Design & Automation Releases Ultra low-power Voltage regulator cell in 55nm
June 25, 2014 -- MOSCAD Design & Automation has released a new version of its ultra-low power voltage regulator cell in UMC 55nm Low Power CMOS process.
Total power consumption, to which leakage is an increasing contributor, is increasing as technology scaling progresses. This poses a challenge in reducing power consumption of cells designed to be used in 65/55 nm and below.
The VR3_12_1 provides a 1.2V output with an input ranging from 1.6 to 3.6 V. It offers ultra-low quiescent current of less than 2µA, including the built-in Bandgap reference circuit. This makes the cell ideally suited for wireless portable devices and any other battery operated devices.
The VR3_12_1 is a member of MOSCAD’s family of High-Performance analog and mixed-signal IP which can be easily integrated into Analog- or Mixed-Signal SoC’s.
Related Semiconductor IP
- 5mA LDO voltage regulator (output voltage value 1.15V/1.2 V/1.25V/1.3V) with BG (0.6V) and I2V (5uA, 10uA, 20uA, 50uA)
- GPIO_LED I/O
- HDMI CEC IP
- 20 mA LDO voltage regulator (output voltage 1.1V/1.2V/1.3V/1.4V)
- Ultra-low quiescent LDO voltage regulator in TSMC 22ULL 1.8V
Related News
- CISSOID releases its High-temperature LDO Voltage Regulator Family (CHT-LDO)
- LTRIM's LTR1010 Low Dropout Voltage Regulator Lowers Power Consumption, Increases Battery Life of Portable Devices
- LTRIM LTR1761 LDO Voltage Regulator IP Available for IBM 0.13um Process Technology
- LTRIM Unveils The LTR1803 LDO - A Programmable Output Voltage Regulator
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers