Matsushita, Tower deploying 0.18-micron embedded flash
(10/06/2004 9:01 PM EDT)
SAN JOSE, Calif. — Japan's Matsushita Electric Industrial Co. and Isreal's Tower Semiconductor Ltd. have put the finishing touches on a co-development deal in the embedded flash-memory market, according to sources at the FSA Expo here.
Matsushita and Tower co-developed a 0.18-micron embedded flash process, based on technology from Saifun Semiconductor Ltd., sources said. Saifun is the developer of NROM technology, which stores two bits within one memory cell with memory sites at each end of floating gate.
Initially, Matsushita and Tower devised the 0.18-micron embedded flash process within Matsushita's fabs in Japan, sources said. Tower is bringing the process up for foundry purposes within its own Fab 2 plant, an 8-inch facility in Isreal, they added.
Tower also offers a 0.5-micron embedded flash process, based on technology from Saifun.
Related Semiconductor IP
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
Related News
- Trebia Networks Successfully Performs LogicVision's At-Speed Debug on .18 Micron Prototype Storage Networking Chip
- TowerJazz Expected to Nearly Double Production Capacity with Proposed Acquisition of Micron Technology Wafer Manufacturing Plant in Japan
- Micron and Intel Unveil New 3D NAND Flash Memory
- MagnaChip Announces Cost Competitive 0.13 micron Slim Flash Process Technology
Latest News
- Movellus Partners with Synopsys to Deliver Power Efficiency for Next Generation IC’s
- BrainChip Enables the Next Generation of Always-On Wearables with the AkidaTag© Reference Platform
- eSOL and Quintauris Partner to Expand Software Integration in RISC-V Automotive Platforms
- PQShield unveils ultra-small PQC embedded security breakthroughs
- CAST Introduces 400 Gbps UDP/IP Hardware Stack IP Core for High-Performance ASIC Designs