Matrix preps 64-Mbyte write-once memory
![]() |
Matrix preps 64-Mbyte write-once memory
By Margaret Quan, EE Times
December 19, 2001 (3:24 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011219S0041
MANHASSET, N.Y. Matrix Semiconductor Inc. has come out of stealth mode to disclose a stacked, eight-layer memory that can be made in standard CMOS fabs. The company predicts the devices will lead to a new, low-cost category of memory chips for consumer products. Using a 3-D fabrication method that deposits layers of circuits with a modified CMOS process, the technique can yield nine to 10 times the amount of chips per a given wafer, providing a cost advantage over traditional flash memory, according to Matrix (Santa Clara, Calif.). Plans call for introduction of the company's first device, a 64-Mbyte write-once memory chip called the Matrix 3-D Memory, in the first half. The "consumable memory" chip is expected to compete with such low-cost consumable storage media as camera film and audio cassette tapes. The first chips will be manufactured by foundry partner Taiwan Semiconductor Manufacturing Co. using a 0.25-micron process. Matr ix executives said the first-generation product has been taped out. If the technology works as promised, it would enable immediate increases in density without requiring advances in lithography. "If they can really do this and produce working devices, it is very hot," said Richard Wawrzyniak, an analyst at Semico Research (Phoenix). "People have been trying to do this [in the lab, with exotic materials] for 30 years, and no one has been able to do it." The company envisions its chips being cheap enough to be sold in multipacks at grocery checkout counters and used to store music in portable MP3 players, images in digital cameras or content in programmable handheld personal digital assistants and set-top boxes. Matrix is working with partners to bring memory products to market, the executives said, promising announcements soon. Although the company did not identify its partners, they may include some of the investors that contributed $80 million in funding to the venture, including Microsoft Corp ., Thomson Multimedia, Eastman Kodak and Sony Corp. The partners would commercialize the devices to be compatible with standard flash formats and interchangeable with flash cards. Three product categories are planned: blank memory cards; cards sold preloaded with content, such as software or music; and standard memory packages, for use in embedded applications such as PDAs and set-top boxes. Matrix executives declined to reveal much about the technology, but chief executive Dennis Segers said it borrows from both the LCD process, wherein thin-film transistor layers are deposited on glass, and multilayer metal processes used to build ASICs. But while ASIC processes use multilayer interconnect for wiring, Matrix Semiconductor is "building circuits on those extra layers, with active circuits and interconnects in the same layers, " said Segers. The company said it sees no limit to the number of layers that could be added to a device.
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- HP Preps 64-Bit ARM Server for 2014
- Rambus Delivers 6400 MT/s DDR5 Registering Clock Driver to Advance Server Memory Performance
- Prototyping vendor, Gidel Ltd., preps for North American debut
- Virata preps 'Claudius' communications platform
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing