Magma to expand into structured ASICs, FPGAs
Mike Santarini
(05/17/2004 1:00 PM EDT)
SAN JOSE, Calif. — Having established itself as a provider of ASIC implementation tools, Magma Design Automation Inc. is turning its attention to FPGAs and structured ASICs. The company this week will release new products in its Blast line targeting those markets.
Blast FPGA includes the company's Blast Create logic-synthesis tool along with Palace, a physical synthesis tool Magma gained last year when it acquired Aplus Design Technologies. The Blast SA structured-ASIC offering, meanwhile, integrates modified versions of Blast Create with the Blast Fusion RTL-to-GDSII implementation tool. Both products are expected to be commercially available in August.
The company's success in the ASIC RTL-to-GDSII space has always "been about cost efficiency," said Nitin Deo, vice president of product marketing at www.magma-da.com">Magma Design, allowing customers to design bigger chips with fewer-but more productive-engineers. Magma is now applying that cost efficiency to the FPGAs and structured ASICs, Deo said.
"Applications are coming out in such a way that there will be some programmability required on the user side," he said. "Silicon is moving to a stage where there can be programmability and all-layer customizability, all on one die." Magma is offering tools to allow designers to take advantage of this new ability, he said.
Bryan Lewis, chief semiconductor analyst with Gartner Dataquest Inc., pegged the nascent structured-ASIC market at $35 million in 2003, and said it will grow to $100 million this year, then to $848 million and 1,000 design starts by 2007. "There's definitely a market here," said Lewis, who counted IBM, Fujitsu, LSI Logic and NEC among the first semiconductor players in this "array-based platform" market.
Only Synplicity Inc. and a few privately held vendors supply tools for structured-ASIC design flows. Synplicity has been a big player in the FPGA synthesis market, as has Mentor Graphics Corp. But the two largest EDA vendors, Cadence Design Systems Inc. and Synopsys Inc., have yet to field a serious offering for FPGAs. Some say such tools aren't worth their efforts, largely because FPGA vendors offer their own design tools at low or no cost, conditioning FPGA users to expect low prices.
Synplicity's Synplify synthesis tool, however, proved there is money to be made in FPGAs. And as FPGAs get larger and sprout greater gate counts, some vendors believe users will need ASIC-class tools from commercial EDA companies.
Targeting both of those markets, Magma has given its FPGA and structured-ASIC offerings the same look and feel as the ASIC tools, ensuring that when FPGA designers step up to a structured ASIC or an ASIC, the design environment will be familiar.
Deo said both new offerings were built on Magma's unified data model and use the same interface as the ASIC Blast line. This is a key selling point for Magma's tools, because it gives users a seamless migration between FPGA and ASIC designs, said Deo.
To both versions, the company has added new partitioning and time-budgeting algorithms to provide a better understanding of programmable logic and structured-ASIC architectures.
Deo said users will perform synthesis and layout with Blast FPGA, and then place and route their designs using an FPGA vendor's tools. Magma, he said, has worked with FPGA vendors such as Altera Corp. and Xilinx Inc. to ensure that Blast FPGA correlates with their respective device families.
Similarly, Magma is in the early stages of engaging with structured-ASIC vendors, though Deo declined to name them. The company has announced it is working with intellectual-property vendor Virage Logic Corp. in this area. Virage provides a library for LSI Logic Corp.'s structured-ASIC offering.
Pricing for Magma's FPGA and structured-ASIC products will start at $50,000 per year for a three-year license.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Magma Announces Support for Virage Logic Structured ASIC Design Libraries
- Magma Announces Support for Faraday's Structured ASIC Platforms
- Flextronics Semiconductor partners with Magma and eASIC on comprehensive and affordable Structured ASIC Solutuion
- Magma and ChipX Team to Deliver Unified RTL-to-GDSII Design Flow for Structured ASIC Platforms
Latest News
- How hardware-assisted verification (HAV) transforms EDA workflows
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology