LPDDR4 Remains a Work In Progress
Gary Hilson
EETimes (12/16/2013 06:00 PM EST)
TORONTO -- Just as its predecessors did, the LPDDR4 specification is aiming to double its data rates while slashing power consumption in half, but first publication of the spec by JEDEC won't be until 2014. And even though LPDDR3 is still working to gain traction, most mobile devices (such as smartphones and tablets) are still equipped with LPDDR2.
The LPDDR4 Low Power Memory Device Standard, like its previous incarnations, will be designed to meet the performance and memory density demands of the latest generation of mobile devices, such as smartphones, tablets, ultra-thin notebooks, on the latest, fastest networks.
Hung Vuong, chairman of JEDEC's JC-42.6 Subcommittee for Low Power Memories, tells me the group is finalizing the definition of LPDDR4, and the goal is to publish the specification next year. JEDEC published an update to the LPDDR3 -- first published in the first quarter of 2012 -- in August 2013. The update supports a data rate of 2,133 Mbit/s.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Synopsys Announces Industry's First Complete LPDDR4 IP Solution for High-Performance, Low-Power Mobile SoC Designs
- Uniquify Announces Immediate Availability of LPDDR4 Memory Subsystem IP
- JEDEC Releases LPDDR4 Standard for Low Power Memory Devices
- Cadence Announces Industry's First Multi-Protocol DDR4 and LPDDR4 IP Solution
Latest News
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium
- Cadence Collaborates with TSMC to Accelerate Design of Next-Generation AI Silicon
- Synopsys Partners with TSMC to Power Next-Generation AI Systems with Silicon Proven IP and Certified EDA Flows