Lattice Semiconductor Announces World's First 2.7 Gigabit SONET Backplane Field Programmable System-on-a-Chip
HILLSBORO, OR - OCTOBER 21, 2002 - Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the availability of the ORSO82G5 Field Programmable System-on-a-Chip (FPSC), the world’s first SONET-based programmable backplane transceiver, incorporating eight SERDES channels each running at 1.0 to 2.7 Gbits/sec, plus embedded SONET core functionality along with 400K field programmable gates based on Lattice’s ORCA® Series 4 FPGA architecture.
"This latest device vividly demonstrates the power of the FPSC concept," said Stan Kopec, vice president of corporate marketing at Lattice. "The ORSO82G5 is a perfect fit for the Metropolitan switching and transport space, where SONET-based technology is prevalent and is well-suited for serial transport of payload and control data. The efficiency of our embedded SONET functionality coupled with the flexibility of our FPGA technology makes this device an all-around winner."
Lattice's FPSC devices are high-performance programmable devices that combine optimized embedded core functions together with flexible, general-purpose FPGA logic. In addition to its eight SERDES cores and 400K ORCA FPGA gates, the ORSO82G5 includes embedded pseudo-SONET framer plus multi-channel alignment capability without using any FPGA gates. At 210mW per channel (worst case) the device offers designers the highest available bandwidth (up to 2.7Gbps) for SONET applications at very low power consumption. "The ORSO82G5 can support eight OC-48 SONET channels or two OC-192 SONET channels in a single device. All the necessary SONET scrambling and descrambling, overhead updates and payload processing needed for backplane applications is also performed in the embedded core. Plus, with 400K programmable gates, the device can support additional data and overhead processing. The overall capability is unbeatable," added Kopec.
The device also features 372 programmable user I/Os supporting a variety of advanced interface standards including LVCMOS, LVTTL, LVDS, Bus-LVDS, LVPECL, HSTL, SSTL3/2, GTL, GTL+, ZBT and DDR to facilitate easy interfacing. With the addition of protocol and access logic such as protocol-independent framers, asynchronous transfer mode (ATM) framers, packet-over-SONET (POS) interfaces, and framers for HDLC for Internet protocol (IP), designers can build configurable interfaces retaining proven backplane driver/receiver technology. The ORSO82G5 can also be used to provide a full 10 Gbits/s backplane data connection with protection between a line card/redundant line card and switch fabric/redundant switch fabric. The FPGA portion can be used to implement 2.5G or 10G SONET-based switch fabric interfaces.
Another FPSC device in the Lattice backplane portfolio, the ORT82G5, supports 8b/10b encoding/decoding and link state machines for 10Gbit Ethernet (XAUI) and Fibre Channel applications. The ORSO82G5 is completely pin compatible with the ORT82G5 device. The ORSO82G5 provides an alternative to the popular 8b/10b encoding scheme commonly used in Ethernet-based systems that utilizes the relatively low overhead SONET framing scheme. It is an ideal companion to many of the popular SONET-based cross-connect and packet-switching ASSPs on the market today.
To document the superior characteristics of its SERDES technology, Lattice has also just released its new SERDES Handbook. This Handbook provides actual data on the typical eye diagrams, jitter, lock time, and other key operational aspects of the SERDES technology used in the ORSO82G5. It is available in electronic form on the Lattice website at http://www.latticesemi.com.
Availability
The ORSO82G5-680LBGA SERDES transceiver is currently shipping. The unit price in quantities of 10,000 is $195.00. The device is supported by Lattice's ispLEVERTM v2.0 design software, a dedicated design kit, and popular third-party synthesis, simulation, and verification tools.
About Lattice Semiconductor
Oregon-based Lattice Semiconductor Corporation designs, develops and markets the broadest range of high-performance ISPTM programmable logic devices (PLDs), Field Programmable Gate Arrays (FPGAs) and Field Programmable System-on-a-Chip (FPSC) devices. Lattice offers total solutions for today’s system designs by delivering the most innovative programmable silicon products that embody leading-edge system expertise.
Lattice products are sold worldwide through an extensive network of independent sales representatives and distributors, primarily to OEM customers in the fields of communication, computing, computer peripherals, instrumentation, industrial controls and military systems. Company headquarters are located at 5555 NE Moore Court, Hillsboro, Oregon 97124 USA; Telephone 503-268-8000, FAX 503-268-8037. For more information on Lattice Semiconductor Corporation, access our World Wide Web site at http://www.latticesemi.com.
Statements in this news release looking forward in time are made pursuant to the safe harbor provisions of the Private Securities Litigation Reform Act of 1995. Investors are cautioned that forward-looking statements involve risks and uncertainties including market acceptance and demand for our new products, our dependencies on our silicon wafer suppliers, the impact of competitive products and pricing, technological and product development risks and other risk factors detailed in the Company’s Securities and Exchange Commission filings. Actual results may differ materially from forward-looking statements.
# # #
Lattice Semiconductor Corporation, L (& design), Lattice (& design), in-system programmable, FPSC, ispLEVER, ORCA, ISP and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries.
GENERAL NOTICE: Other product names used in this publication are for identification purposes only and may be trademarks of their respective holders.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- Xilinx 7 Series FPGAs Slash Power Consumption by 50% and Reach 2 Million Logic Cells on Industry's First Scalable Architecture
- Xilinx Announces Defense-Grade 7 Series FPGAs and Zynq-7000 All Programmable SoCs with Fourth Generation Secure Capabilities
- ZTE Chooses Lattice Semiconductor for Feature Differentiation and Integration on Star 2 Smartphone
- Lattice Announces First Programmable ASSP (pASSP) Interface Bridge for Mobile Image Sensors and Displays
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers