Lattice Semiconductor Updates Guidance for First Quarter
HILLSBORO, OR â March 11, 2009 - Lattice Semiconductor (NASDAQ: LSCC) today announced its business update for the first quarter of 2009.
First quarter revenue is now expected to be down approximately 10% to 15% sequentially which is a revision from previous guidance of down 10% to 20% sequentially.
Bruno Guilmart, Lattice President and Chief Executive Officer commented, "Except for the wireless communications market in Asia which is showing a better than expected revenue trend, we continue to have limited visibility with regards to our broader business base."
No conference call will be held in conjunction with this guidance update. Additional information related to the first quarter will be available when the Company reports its first quarter 2009 results.
About Lattice Semiconductor
Lattice is the source for innovative FPGA, CPLD and Mixed Signal programmable logic solutions. For more information, visit www.latticesemi.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Lattice Semiconductor to Acquire Silicon Image for Approximately $600 Million
- Lattice Semiconductor and Helion Demonstrate New FPGA-Based Camera Design Solutions
- Lattice Semiconductor Expedites & Simplifies USB Type-C Implementation in Consumer and Industrial Devices
- Lattice Semiconductor Enables Faster IEC61508 Certification with FPGA Functional Safety Design Flow
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP