IP reuse on the rise, says Synopsys CEO
K.C. Krishnadas, EE Times
(05/30/2006 11:50 AM EDT)
BANGALORE, India — Chip design companies, in particular startup companies in China and Israel, are increasing their adoption of reusable IP, according to Aart de Geus, chairman and CEO, Synopsys.
During a visit to Synopsys' India design center here, de Geus said, "My view is that IP re-use is an absolutely key ingredient for modern-day design, especially when design challenges are rising with the movement towards smaller geometries."
In its ongoing study of nearly 200 active 65-nm designs, Synopsys (Mountain View, Calif.) has found that the most difficult aspects is the struggle with power consumption. "One of the techniques that we have fully implemented in our tools is the ability to run different portions of a chip at different voltages," de Geus said.
(05/30/2006 11:50 AM EDT)
BANGALORE, India — Chip design companies, in particular startup companies in China and Israel, are increasing their adoption of reusable IP, according to Aart de Geus, chairman and CEO, Synopsys.
During a visit to Synopsys' India design center here, de Geus said, "My view is that IP re-use is an absolutely key ingredient for modern-day design, especially when design challenges are rising with the movement towards smaller geometries."
In its ongoing study of nearly 200 active 65-nm designs, Synopsys (Mountain View, Calif.) has found that the most difficult aspects is the struggle with power consumption. "One of the techniques that we have fully implemented in our tools is the ability to run different portions of a chip at different voltages," de Geus said.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Synopsys Announces Sassine Ghazi to Assume President and CEO Role Jan. 1, 2024
- Arteris Addresses Silicon Design Reuse Challenge with New Magillem Packaging Product for IP Blocks and Chiplets
- PGC Strengthens Cloud and AI ASIC Acceleration with Synopsys’ Next-Generation Interface and Memory IP on Advanced Nodes
- VSIA ponders standards for software reuse
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP