IP integration is a quality issue
Richard Goering, EE Times
(03/29/2006 8:57 PM EST)
SAN JOSE, Calif. — Enabling silicon intellectual property (IP) integration is as significant a quality concern as designing bug-free IP in the first place, said panelists at the International Symposium on the Quality of Electronic Design (ISQED) here Tuesday. One implication: IP is as much a services business as a commodity.
Panelists were quick to distinguish between concerns about bugs and integration problems. Integration is more intangible, said John Goodenough, director of design technology at ARM Ltd., and in some ways more challenging. "We can't anticipate every integration scenario," he said.
Guri Stark, vice president of marketing for Synopsys' solutions group, emphasized that IP is not a "sell and forget" type of business. Even if an IP provider does a perfect job with respect to verification, validation, and protocol compliance, it doesn't guarantee the IP works with your design, Stark said.
(03/29/2006 8:57 PM EST)
SAN JOSE, Calif. — Enabling silicon intellectual property (IP) integration is as significant a quality concern as designing bug-free IP in the first place, said panelists at the International Symposium on the Quality of Electronic Design (ISQED) here Tuesday. One implication: IP is as much a services business as a commodity.
Panelists were quick to distinguish between concerns about bugs and integration problems. Integration is more intangible, said John Goodenough, director of design technology at ARM Ltd., and in some ways more challenging. "We can't anticipate every integration scenario," he said.
Guri Stark, vice president of marketing for Synopsys' solutions group, emphasized that IP is not a "sell and forget" type of business. Even if an IP provider does a perfect job with respect to verification, validation, and protocol compliance, it doesn't guarantee the IP works with your design, Stark said.
To read the full article, click here
Related Semiconductor IP
- 5G-NTN Modem IP for Satellite User Terminals
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
- 14-bit 12.5MSPS SAR ADC - Tower 65nm
- 5G-Advanced Modem IP for Edge and IoT Applications
Related News
- Leader And IntoPIX Boost IP Stream Monitoring With JPEG XS Integration
- CAST Introduces JPEG XL Encoder IP Core for High- Quality, On-Camera Still-Image Compression
- TTTECH releases 10 Gbit TSN-End Point IP Integration Kit to enable rapid TSN adoption in mission-critical applications
- MPEG LA Announces VC-1 License Terms; License Agreement Expected to Issue During 2006
Latest News
- OpenTitan Ships in Chromebooks: First Production Deployment
- Breker Verification Systems Adds RISC‑V Industry Expert Larry Lapides to its Advisory Board
- Weebit Nano’s ReRAM Selected for Korean National Compute-in-Memory Program
- Marvell Extends ZR/ZR+ Leadership with Industry-first 1.6T ZR/ZR+ Pluggable and 2nm Coherent DSPs for Secure AI Scale-across Interconnects
- BrainChip Announces Neuromorphyx as Strategic Customer and Go-to-Market Partner for AKD1500 Neuromorphic Processor