IP integration is a quality issue
Richard Goering, EE Times
(03/29/2006 8:57 PM EST)
SAN JOSE, Calif. — Enabling silicon intellectual property (IP) integration is as significant a quality concern as designing bug-free IP in the first place, said panelists at the International Symposium on the Quality of Electronic Design (ISQED) here Tuesday. One implication: IP is as much a services business as a commodity.
Panelists were quick to distinguish between concerns about bugs and integration problems. Integration is more intangible, said John Goodenough, director of design technology at ARM Ltd., and in some ways more challenging. "We can't anticipate every integration scenario," he said.
Guri Stark, vice president of marketing for Synopsys' solutions group, emphasized that IP is not a "sell and forget" type of business. Even if an IP provider does a perfect job with respect to verification, validation, and protocol compliance, it doesn't guarantee the IP works with your design, Stark said.
(03/29/2006 8:57 PM EST)
SAN JOSE, Calif. — Enabling silicon intellectual property (IP) integration is as significant a quality concern as designing bug-free IP in the first place, said panelists at the International Symposium on the Quality of Electronic Design (ISQED) here Tuesday. One implication: IP is as much a services business as a commodity.
Panelists were quick to distinguish between concerns about bugs and integration problems. Integration is more intangible, said John Goodenough, director of design technology at ARM Ltd., and in some ways more challenging. "We can't anticipate every integration scenario," he said.
Guri Stark, vice president of marketing for Synopsys' solutions group, emphasized that IP is not a "sell and forget" type of business. Even if an IP provider does a perfect job with respect to verification, validation, and protocol compliance, it doesn't guarantee the IP works with your design, Stark said.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Leader And IntoPIX Boost IP Stream Monitoring With JPEG XS Integration
- CAST Introduces JPEG XL Encoder IP Core for High- Quality, On-Camera Still-Image Compression
- TTTECH releases 10 Gbit TSN-End Point IP Integration Kit to enable rapid TSN adoption in mission-critical applications
- MPEG LA Announces VC-1 License Terms; License Agreement Expected to Issue During 2006
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP