IP gurus discuss interoperability
| EE Times: IP gurus discuss interoperability | |
| Ron Wilson (06/14/2005 5:03 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=164302854 | |
| ANAHEIM, Calif. Industry executives debated IP interoperability at the Design Automation Conference. Joachim Kunkel, Synopsys vice president of engineering, ARM vice president of engineering Keith Clarke and Drew Wingard, chief technical officer of Sonics, exchanged views on the problem of IP interoperability. The discussion initially focused on making blocks work together, but ended in what may be the next step in the creation of standards. Initially defining interoperability as the ability of IP blocks to exchange information with each other, the panelists zeroed in on standards whether bus, fabric or simply standardized wrappers as the underlying issue. Standards are good, they agreed, but they are costly to propagate and to maintain. "Things that work at the board level, such as plugfests and third-party evaluations, can be a problem for semiconductor IP," said Wingard. "We have to work with extensive models and properties instead." The process takes time, according to Kunkel. "We started building transaction-level models of the AMBA bus architecture three years ago, and today we have useful models," he said. "In the beginning, we had to figure out what a transaction-level model was." University of California Professor Alberto Sangiovanni Vincentelli suggested that long, complex standards were frequently laden with ambiguities and outright contradictions. Kunkel agreed, saying that Synopsys spent a great deal of time working with standards committees to determine their intent regarding implemetation of a standard interface. Wingard went a step further, saying that Sonics was engaged in producing a collection of executable properties that would unambiguously describe their standard interfaces, and including those in the OCP-IP documents. ARM's Clarke said that while this was a welcome step, it was not a panacea. "Assertions can tell you when something goes wrong, but all the assertions you can dream up won't assure you that everything is right," he warned. Sangiovanni Vincentelli adde, "Assertions can be a better way to explore the verification space for a block," he said. "But a proof of completeness for a set of assertions is impossible." Wingard said Sonics recognized this. "To be as complete as possible, we are soliciting from the OCPIP membership all the things that they are checking in their designs," he said. "Then we will encode all of them in PSL."
| |
| - - | |
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- inSilicon to Host Webcast to Discuss Fourth Quarter 2001 Results
- Gurus mull challenges of 65 nm at Global Press Summit
- Panelists Discuss IP-vendor Survival Strategies
- Impinj's Gen 2 RFID Monza Tag Chips and Speedway Readers Earn EPCglobal Interoperability Certification
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP