InPA Systems and the Dini Group Partner to Provide Rapid Prototyping Solutions
San Jose, California – May 3, 2011 - InPA Systems, Inc., an innovator in FPGA-based rapid prototyping bring up and debug, and the Dini Group, a leading provider of FPGA Cluster Computing, High Performance Computing (HPC) and ASIC prototyping boards, announced today that they have partnered for the development and testing of an integrated solution for high-speed, multi-FPGA debug. This technology is still in beta, but it is expected to be released in Q3 2011. InPA will demonstrate their integrated technology at the InPA Systems booth at DAC 2011 in June (Booth #3216).
How do the two technologies work together? The Dini Group has provided a special connector on certain V6 based boards for debug access to the programmable logic, specifically for use with the InPA technology. InPA utilizes the Dini debug connector to access all user FPGAs and the configuration FPGA that is on the V6 based boards. The unique benefit of this partnership is that, because the InPA technology shares the same configuration FPGA on the Dini board, the user does not need a separate board to control the high-speed multi-FPGA trigger and capture debug activity. The InPA Systems Active DebugTM technology is the first comprehensive solution that streamlines the SoC bring-up and debug process when using multiple FPGA prototype systems, like the Dini DN2076k10 6-FPGA system.
“We are very pleased that InPA selected our Xilinx FPGA based ASIC Prototyping platform for their new technology,” said Mike Dini, President of the Dini Group. “High speed, multichip FPGA debug will provide great value to our market, and InPA is a true pioneer in this effort.”
“The Dini Group has been instrumental in testing and helping integrate our technologies,” said Joe Gianelli, Vice President of Marketing at InPA Systems, “The debug of today’s SoCs on multi-FPGA prototype systems is daunting to say the least. Our aim is to make this process much more efficient with a combination of methodology and advanced technology.”
InPA Systems came on the scene last August when it announced the formation of its company. InPA’s Active Debug™ technology allows users unprecedented visibility and control of the verification and validation process when integrating SoC software and hardware onto multi-FPGA prototype systems. The primary benefit to users? A drastic reduction in the current prototyping debug methodology’s highly iterative process of “blind” or passive probing and multiple FPGA implementation iterations, thus getting the user to SoC pre-silicon prototype faster.
For more information on this integrated technology see www.inpasystems.com/partners/hardware or drop by the InPA Systems booth #3216 at DAC for a demonstration.
About InPA Systems
InPA is an innovator in FPGA-based rapid prototyping bring up and debug. The company integrates RTL simulation with FPGA prototype hardware and provides at-speed Active Debug™ technology and a zoom in/out methodology into the multi-FPGA prototype to compress the time it takes to debug the hardware/software integration of SoC designs. Privately held and funded, InPA was founded in 2007 in San Jose. Its corporate headquarters is at 22 Great Oaks Blvd. Suite 280, San Jose, CA 95119-1457, phone: (408) 362-1541, fax: (408) 362-9087. On the Web at: www.inpasystems.com
About The Dini Group
The Dini Group was established in 1995 as a consulting company. While developing ASICs for various clients they saw the need for cost effective logic emulation platforms and developed several of them. In 1998 they started selling these platforms to ASIC developers and FPGA system users. From their offices in La Jolla, Dini Group employees have supplied over five billion ASIC gates. The Dini Group corporate headquarters is located at 7469 Draper Ave., La Jolla, CA 92037-5026, phone: (858) 454-3419. On the Web at: http://www.dinigroup.com
Related Semiconductor IP
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- Ultra-Low-Power Temperature/Voltage Monitor
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
Related News
- Virtusa Acquires Bengaluru based SmartSoC Solutions, Establishing Full-Stack Service Offering from Chip to Cloud and Driving Expansion into the Semiconductor Industry
- Lightmatter and GUC Partner to Produce Co-Packaged Optics (CPO) Solutions for AI Hyperscalers
- Baya Systems and Blue Cheetah Partner to Deliver Chiplet Interconnect Solutions
- Quintauris and WITTENSTEIN high integrity systems Partner to Advance Safety-Critical RISC-V Solutions for Automotive Applications
Latest News
- JEDEC® Announces Updates to Universal Flash Storage (UFS) and Memory Interface Standards
- SambaNova Abandons Intel Acquisition, Raises Funding Instead
- Tensor and Arm partner to deliver AI-defined compute foundation for world’s first personal robocar
- 10xEngineers and Andes Enable High-Performance AI Compilation for RISC-V AX46MPV Cores
- GUC Announces Tape-out of UCIe 64G IP on TSMC N3P Technology