India Startup Preps RISC-V, AI Cores
Berkeley-born ISA expands footprint
Rick Merritt, EETimes
8/7/2018 00:01 AM EDT
SAN JOSE, Calif. — A startup in India announced ambitious plans to design and license RISC-V-based processor cores as well as deep-learning accelerators and SoC design tools. InCore Semiconductors will make its first cores available before the end of the year.
The effort marks a small but significant addition to the RISC-V ecosystem. It shows that the initiative is gaining global interest for its open-source instruction set architecture as an alternative to offerings from Arm and other traditional suppliers.
InCore spun out of the Shakti processor research team at IIT-Madras, leveraging research in machine learning at its Robert Bosch AI Centre. So far, it is funding itself with revenues from providing commercial support for Shakti cores, according to G. S. Madhusudan, chief executive of InCore and a principal scientist at IIT-Madras.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
Related News
- Phison Selects Andes RISC-V Cores for its First aiDAPTIV+ AI Solution, Marking a Major Milestone in AI Architecture
- Codasip: Toward Custom, Safe, Secure RISC-V Compute Cores
- Axiomise Partners With Bluespec to Verify Its RISC-V Cores
- ChipSync and Cortus Join Forces to Offer Tailored RISC-V Automotive Solutions in India
Latest News
- Fraunhofer IPMS develops new 10G TSN endpoint IP Core for deterministic high-speed Ethernet networks
- A new CEO, a cleared deck: Is Imagination finally ready for a deal?
- SkyeChip’s UCIe 3.0 Advanced Package PHY IP for SF4X Listed on Samsung Foundry CONNECT
- Victor Peng Joins Rambus Board of Directors
- Arteris Announces Financial Results for the Fourth Quarter and Full Year 2025 and Estimated First Quarter and Full Year 2026 Guidance