Siemens’ Veloce CS selected by Arm for Neoverse Compute Subsystems verification and validation
Plano, Texas, USA -- July 14, 2025 -- Siemens Digital Industries Software today announced that Veloce Strato CS and Veloce proFPGA CS have been deployed at Arm, a longtime user of Veloce, as part of its design flow for Arm® Neoverse™ Compute Subsystems (CSS).
"Time to market is increasingly in focus for our partner ecosystem and critical to remaining competitive in this era of computing,” stated Karima Dridi, Head of Productivity Engineering, Arm. “A core component of Arm Neoverse CSS is the pre-validation and verification, made possible by adopting innovative new tools like Siemens Veloce CS system, so that our partners can get their silicon solutions to market faster.”
“We are delighted to extend our collaboration with Arm to the Veloce CS system. Veloce Strato CS with the Veloce PCIe Composite Device is delivering outstanding emulation performance improvements with unique and demonstrated capacity scaling, and Veloce proFPGA CS with AMD VP1902 Adaptive SoC is providing a fast and scalable prototyping solution,” said Jean-Marie Brunet, vice president and general manager, Hardware-Assisted Verification, Siemens Digital Industries Software. “With the Veloce CS system we address the varied challenges faced by hardware, software, and system engineers. Our longstanding relationship with Arm gives us a strong foundation for gauging their needs and the dynamics of their business as market requirements change.”
The Veloce CS system is available in a modular, blade-based configuration that is fully compliant with modern datacenter requirements for easy installation, very low power consumption, superior cooling, and compact footprint. Veloce proFPGA CS is also offered as a desktop lab version for additional user flexibility.
Veloce Strato CS delivers high emulation performance, maintains fast full visibility debug, and scales from 40 million gates (MG) to 40 billion gates (BG). Veloce PCIe composite device (PCD) technology is an emulation solution suite designed to help verify customer IP within Arm CSS. The PCD technology integrates Arm Compliance Suite (ACS), PCIe and NVMe, in one unified system visualization and debug environment enabled by Veloce Protocol Analyzer.
Veloce proFPGA CS delivers a fast and comprehensive software prototyping solution, scaling from one FPGA (VP 1902) to hundreds of FPGAs. Its high performance, together with its highly flexible and modular design, helps customers dramatically accelerate firmware, operating system, application development, and system integration tasks.
To learn more about Siemens’ Veloce CS and how it is helping Arm CSS users significantly accelerate System-on-a-Chip (SoC) and system-level verification and validation, visit: https://eda.sw.siemens.com/en-US/ic/hav/veloce-cs/
Siemens Digital Industries Software helps organizations of all sizes digitally transform using software, hardware and services from the Siemens Xcelerator business platform. Siemens' software and the comprehensive digital twin enable companies to optimize their design, engineering and manufacturing processes to turn today's ideas into the sustainable products of the future. From chips to entire systems, from product to process, across all industries. Siemens Digital Industries Software – Accelerating transformation.
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
- Ultra Ethernet Verification IP
Related News
- Siemens’ PAVE360 to support new Arm Zena Compute Subsystems
- Driving the Custom Silicon Revolution with Arm Neoverse Compute Subsystems
- Siemens' breakthrough Veloce CS transforms emulation and prototyping with three novel products
- Google Cloud Delivers Customized Silicon Powered by Arm Neoverse for General-Purpose Compute and AI Inference Workloads
Latest News
- SiPearl Tapes Out Rhea1 Processor, Closes Series A, Preps Series B
- Thalia Design Automation launches AMALIA Platform 25.2
- Siemens’ Veloce CS selected by Arm for Neoverse Compute Subsystems verification and validation
- InPsytech Tapes Out F2F SoIC Design Compliant with UCIE 2.0 Standard Enabling High-Speed Interconnects for 3D Heterogeneous Integration
- ESD Alliance Reports Electronic System Design Industry Posts $5.1 Billion in Revenue in Q1 2025