Imagination Takes On ARM's big.LITTLE With Its Warrior Core
Nick Flaherty, Embedded Editor, EE Times Europe
10/15/2013 12:15 PM EDT
One of the fascinating things about yesterday's launch of the newest MIPS core is not the core itself. We've argued about the details of Release 5 of the MIP instruction set architecture for nearly a year now, so the microarchitecture of the first Warrior device is no real surprise.
What is very interesting is the support block that actually makes it usable in an SoC device, and this has obviously had a lot of attention paid to it.
The coherence manager combines six CPU cores with the L2 cache and I/O managers. These maintain the coherency and are a key support for the hardware virtualization. But 6 is a strange number in this binary world.
To read the full article, click here
Related Semiconductor IP
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
Related News
- Noesis Technologies releases its Ultra High Speed FFT/IFFT processor IP Core
- ScaleFlux To Integrate Arm Cortex-R82 Processors in Its Next-Generation Enterprise SSD Controllers
- Edge Impulse Deploys its State-of-the-Art Edge AI Models to Arm Microcontrollers Tools
- GigaDevice Semiconductor expands its Arm MCU product roadmap through Arm Total Access
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost