IC Manage Releases Global Design Management Survey Results
April 29, 2009 – Los Gatos, CA
– IC Manage, Inc. today announced the availability of its “Global IC Design Management Report” covering the results of a 412 respondent survey of IC design professionals.
IC Manage’s Global Design Management report can be read at: http://icmanage.com/globalDMreport09.pdf. The report covers the following findings from its industry-wide March 2009 global survey, along with an ROI impact summary:
- IC Design Management implementation plans for 2009
- Designers’ time spent on design management issues
- Design Management issues’ impact on project deadlines and tapeouts
- Primary justifications for implementing an IC Design Management system
- Major Obstacles to Deploying a Design Management system
“42% of CAD managers indicate their organizations have missed project or tapeout deadlines due to Design Management issues,” said Dennis Harmon, Vice President of Business Development at IC Manage. “Based on this finding, the right design management system will have an enormous financial impact, especially in today’s unforgiving economic climate.”
About IC Manage
IC Manage, Inc. provides next generation design management solutions for IC design, enabling companies to efficiently and reliably manage single and multi-site design efforts. IC Manage's Global Design Platform (GDP) – utilizing the Perforce engine – is the first solution to offer design assembly, derivative management and content delivery in addition to scalable, ultra performance revision control, release and configuration management. IC Manage offers IT infrastructure integration for hot backup, high availability and disaster recovery for true 24x7 enterprise availability. IC Manage is headquartered at Suite 100, 15729 Los Gatos Blvd, Los Gatos, CA 95032. For more information, visit us at www.icmanage.com.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- IC Manage GDP-XL Enterprise IP Catalog enables NXP to Improve IP Asset Management and Reuse
- IC Manage Partners with Library Technologies to Accelerate Library Characterization by 100x in the Cloud
- Global Top 10 IC Design Houses See 49% YoY Growth in 2024, NVIDIA Commands Half the Market, Says TrendForce
- Thalia enhances AMALIA Platform with new AI models to revolutionize analog, RF and mixed-signal IC design migration
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development