Creating a Center of Excellence for IC Design
By Kevin Koh, Faraday Vietnam
EETimes (June 28, 2024)
Amidst the recent, intense discussion of semiconductor supply chains, one key element is often overlooked: the need for alternative sources of design expertise. Traditionally, an advanced system-on-chip (SoC) design is achievable in only a few geographic clusters of expertise formed around an outstanding university engineering model—and thriving symbiotically with it.
However, the demand for advanced chip designs is outgrowing the capacities of these legacy clusters, as skilled engineers are scarce. Meanwhile, global trade uncertainties are pressuring organizations to diversify or near-shore their supply chains. Additionally, the escalating demand for innovative new IC designs for AI, edge devices and data centers intensified the global need for more chip designers.
To read the full article, click here
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G ZX (e.g., Telecom)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 100G ZX (e.g., Telecom)
- Extended Long-Reach (XLR) Multi Standard SerDes (MSS) IP
- Long-Reach (LR) Multi-Standard-Serdes (MSS) IP
- xSPI Master IP | NOR IP
Related News
- Synopsys Establishes Center of Excellence with STMicroelectronics to Speed Development of Automotive Electronic Systems
- Synopsys Expands Center of Excellence with Infineon to Deliver Virtualizer Development Kit for AURIX TC4x Automotive Microcontroller
- ELECTRA IC Marks a Decade of Design and Verification Excellence at CES 2024
- Siemens introduces Innovator3D IC - a comprehensive multiphysics cockpit for 3D IC design, verification and manufacturing
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale