Flexras Technologies Enhances Wasga Compiler Partitioning Tool, Adds Support for Virtex-7 FPGA-based FPGA Platforms
Paris, France – April 16, 2013 – Flexras Technologies, the provider of high performance partitioning software, today announced the release 3.2 of its WasgaTMCompiler Design Suite for FPGA-based prototyping. This new release supports the Xilinx® Virtex®-7 FPGA and includes new features that accelerate SoC rapid prototyping.
Flexras will demonstrate Wasga Compiler for the Virtex-7 FPGA-based systems at DAC, Booth #1324, June 2-5, 2013, Austin,TX, USA.
“Flexras' announcement of their support of the Vivado™ Design Suite and the Virtex-7 FPGA platform clearly reinforces Xilinx’s leadership in this marketplace. The tremendous growth in ASIC SoC complexity is fueling the demand for ever larger FPGAs and multi-chip partitioning tools,” says Kirk Saban, Virtex-7 Product Line Manager at Xilinx.
“Collaboration with Xilinx has allowed us to optimize our partitioning flow for next generation SoC implementations based on Virtex-7 All Programmable FPGA-based prototyping systems,” said Hayder Mrabet, CEO of Flexras Technologies. “With its timing-driven automatic partitioning and high speed Virtex-7 FPGA Advanced Pin Multiplexing (APM) IP for inter-FPGA communications, Wasga Compiler enables very fast prototyping of complex SoCs, achieving efficient results in days, or even hours.”
What’s New
Enhancements to Wasga Compiler include:
- Virtex-7 FPGA Advanced Pin Multiplexing IPs (APM) using Serdes and LVDS
- Automatic generation of XDC pin-planning and timing constraints for Vivado Design Suite
- Logic replication and pruning to optimize connectivity between FPGAs
- Modeling of inter-FPGA configurable cables
The Wasga Compiler Design Suite supports Dini boards, including the DNV7F2A. It is also included in Reflex’s FPP25 offering. Semiconductor companies, using off-the-shelf or in-house custom boards that include Virtex-7 and other FPGAs, are already benefiting from Flexras’ latest development.
Availability
The Wasga Compiler Release 3.2 is available now. For pricing, please email sales@flexras.com
About Wasga Compiler
Wasga Compiler is a timing-driven partitioning tool for SoC rapid prototyping that automatically partitions large designs onto multiple FPGAs while addressing chip resources, connectivity, and the clock frequency constraints required for running software applications in near real time.
About Flexras
Flexras Technologies develops and commercializes EDA partitioning tools for the FPGA and SoC markets. Flexras proprietary and proven timing-driven partitioning technology are used by world leading semiconductor manufacturers, and licensed to FPGA-based systems providers. Flexras addresses growing SoCs development complexity and risks by accelerating cost effective rapid prototyping with multi-FPGA-based systems. Flexras Technologies is headquartered in Paris-Saint Denis France. For more information, please visit www.flexras.com.
Related Semiconductor IP
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
Related News
- Startup SpeedGate promised better FPGA partitioning
- NewLogic introduces the SmartSplit Architecture. The optimized HW & SW partitioning of the WiLD(TM) 802.11 WLAN IP family enables new handheld applications
- Atmel and Astek Demonstrate New ASIC Platform-based Partitioning Design Tool At Embedded Systems Show
- Gleichmann Research announces a 2-FPGA-Board with free partitioning software
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost