Fast and Saving SoC Design Solution- Socle Structured ASIC Platform Design
Taipei, Taiwan. Apr. 26th, 2006 - Socle announced Structured ASIC SoC Platform Design Service couple days ago. Through this design method, customer can change partial METAL mask only to program the Metal Programmable Block (MP Block) becoming the necessary component, memory, or I/O for ASIC design. With Socle Structured ASIC platform, it can realize not only more cost-competitive ASIC by saving over 50% of NRE fee and risk, but also shorter time-to-market via cutting a half of design and production flow time. This excellent design way is quite suitable to various & fast changing market or series product – even for testing the market acceptance of product.
Socle launched two types of Structured ASIC design mode with standard or custom-made platform core. There are four self-developed SoC application platforms under standard mode using 32-bit ARM926EJ / ARM7EJ as core, which include “ARM9 / ARM7 SoC Platform”, “Media Platform” with MPEG4 Codec image processing function inside, and “SoC Connectivity Platform” with quick information transmitting function. It can meet customers’ high-level requirements for product function design and developing time with reasonable cost by combining the above platforms and MP Block of different design gate capacity. As to the custom-made platform core, customers may combine self-defined core design with MP Block defined by product difference to accomplish their own product. Then Socle will provide customers with Structured ASIC integration and production services.
Socle launched two types of Structured ASIC design mode with standard or custom-made platform core. There are four self-developed SoC application platforms under standard mode using 32-bit ARM926EJ / ARM7EJ as core, which include “ARM9 / ARM7 SoC Platform”, “Media Platform” with MPEG4 Codec image processing function inside, and “SoC Connectivity Platform” with quick information transmitting function. It can meet customers’ high-level requirements for product function design and developing time with reasonable cost by combining the above platforms and MP Block of different design gate capacity. As to the custom-made platform core, customers may combine self-defined core design with MP Block defined by product difference to accomplish their own product. Then Socle will provide customers with Structured ASIC integration and production services.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- Pragmatic Semiconductor launches next-generation platform for mixed-signal flexible ASIC design with early-access programme
- Premier ASIC and SoC Design Partner, Sondrel, Rebrands as Aion Silicon
- VeriSilicon Launches the Industry-Leading Automotive-Grade Intelligent Driving SoC Design Platform
- Aion Silicon Joins Intel Foundry Accelerator Value Chain Alliance to Design and Deliver Best-in-Class ASIC and SOC Solutions
Latest News
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology