Epson Improves GPS Watch Battery Life with Cadence Tensilica Xtensa Processor
New ultra-low power wearables offer extended battery life of up to 30 hours for active lifestyles
SAN JOSE, Calif., 17 Feb 2015 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Epson has switched from its previous GPS subsystem to one using the Cadence® Tensilica® Xtensa® processor to extend the battery life of its wrist watch GPS running monitors from 14 hours to up to 30 hours when the GPS function is activated. Epson took advantage of the highly flexible Xtensa processor architecture to optimize the design for the best power, performance and area results, which greatly contributed to the overall subsystem power savings.
For more information on the Xtensa processor, visit www.cadence.com/news/xtensa/epson.
“Ultra-low power features are critical for chip designs in our wearables segment,” said Kenichi Ushiyama, General Manager, Epson. “By adapting the Cadence Tensilica Xtensa processor to our needs, we were able to combine the control and GPS signal processing functions into one efficient core, saving power and area for this very space-constrained design.”
The Xtensa processor can be customized to handle both performance-intensive digital signal processing (DSP) and embedded control processing functions. The patented automated Xtensa Processor Generator allows designers to create more competitive and differentiated features with the lowest power by integrating control and signal processing in a single core.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- Cadence Advances Pervasive Intelligence at the Edge with Next-Generation Extensible Tensilica Processor Platform
- CEVA's Xpert-GPS Solution Utilizes Proven DSP Technology to Lower Cost and Improve Battery Life of Global Positioning-Enabled Mobile Devices
- LTRIM's LTR1010 Low Dropout Voltage Regulator Lowers Power Consumption, Increases Battery Life of Portable Devices
- Epson Selects Tensilica's Xtensa Processor
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications