Epson Selects Tensilica's Xtensa Processor
SANTA CLARA, Calif.– November 15, 2004 – Tensilica, Inc. today announced that the Seiko Epson Corporation (“Epson”) has licensed the Xtensa configurable processor. Epson’s engineers are using Xtensa processors in next-generation imaging products.
According to Katsuhiko Nishizawa, General Manager of IJP Design Department of Imaging & Information Product Division of Seiko Epson Corporation, “We evaluated a number of emerging processor technologies and we selected Tensilica’s configurable Xtensa architecture. We plan to use multiple Xtensa processors that we can specifically tailor for our exact applications.”
“Epson is a leader in innovative new technologies for demanding consumer imaging applications,” stated Bernie Rosenthal, senior vice president of marketing and sales at Tensilica. “By adopting a new SOC design methodology based on multiple Xtensa processors, Epson can achieve the design productivity, time to market, design reuse, and performance goals they need in order to maintain their technology leadership.”
About Seiko Epson
Epson increases its corporate value through its innovative and creative culture. Dedicated to providing its customers with digital image innovation, its main product lines comprise information-related equipment, electronic devices, and precision products. The Epson Group is a network of 84,899 employees in 110 companies around the world. Led by the Japan-based Seiko Epson Corp., which is listed on the First Section of the Tokyo Stock Exchange, the Group had consolidated sales of 1,413 billion yen in the fiscal year ended March 2004. More information can be found at http://www.epson.co.jp/e/.
About Tensilica
Tensilica was founded in July 1997 to address the growing need for optimized, application-specific microprocessor solutions in high-volume embedded applications. With a configurable and extensible microprocessor core called Xtensa, Tensilica is the only company that has automated and patented the time-consuming process of generating a customized microprocessor core along with a complete software development tool environment, producing new configurations in a matter of hours. For more information, visit www.tensilica.com.
# # #
Editors’ Notes:
-
Tensilica, and Xtensa are registered trademarks belonging to Tensilica Inc.
-
Tensilica’s announced licensees include Agilent, ALPS, AMCC (JNI Corporation), Astute Networks, ATI, Avision, Bay Microsystems, Berkeley Wireless Research Center, Broadcom, Cisco Systems, Conexant Systems, Cypress, Crimson Microsystems, ETRI, FUJIFILM Microdevices, Fujitsu Ltd., Hudson Soft, Hughes Network Systems, Ikanos Communications, LG Electronics, Marvell, NEC Laboratories America, NEC Corporation, NetEffect, Nippon Telephone and Telegraph (NTT), Olympus Optical Co. Ltd., S2io, Seiko Epson Corporation, Solid State Systems, Sony, STMicroelectronics, TranSwitch Corporation, and Victor Company of Japan (JVC).
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Epson Improves GPS Watch Battery Life with Cadence Tensilica Xtensa Processor
- Epson Renews Contract for Tensilica's Xtensa Configurable Processors
- Espressif Systems Internet of Things WiFi Chips Employ Cadence Tensilica Xtensa Low-Power Processor for Control and DSP
- MegaChips Utilizes Cadence Tensilica Xtensa Processor in Ultra-Low Power Internet of Things Sensor Hub IC
Latest News
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Arm Announces Appointment of Eric Hayes as Executive Vice President, Operations