Elixent launches next generation Reconfigurable Algorithm Processor technology
Elixent, the world’s leading reconfigurable semiconductor company, is to unveil the details of its next generation D-Fabrix reconfigurable algorithm processing (RAP) architecture at In-Stat’s Spring Processor Forum in San Jose, California, May 16-19.
The D-Fabrix v2.0 architecture allows designers to implement signal processing algorithms in half the silicon area required by previous reconfigurable systems, and with substantially reduced power consumption.D-Fabrix v2.0 has been developed after a detailed analysis of Elixent customers’ applications of reconfigurable processing, focusing in particular on the needs of the mobile multimedia and communications. Products in this field increasingly need to serve a variety of functions – for instance combining a camera with a mobile telephone – and hence require chips which can implement a corresponding range of signal processing algorithms.
The new architecture includes improved routing and switching resources and extra support for bit-level operations. The result is an effective doubling of performance density over a range of common signal processing algorithms – although some functions may see the silicon area required reduced by as much as a factor of four.
In addition, power requirements are typically a third lower than the previous version of D Fabrix (v1.2) where lower power was already a major feature. In combination, these advances make reconfigurable processing a real cost-saving alternative for ASIC designers in mobile multimedia and communications applications.
“D-Fabrix v2.0 changes the cost equation for SoC designers,” said Kenn Lamb, CEO of Elixent. “It brings reconfigurable processing into the mainstream of algorithm processing, with savings for the designer in terms of device real-estate and power consumption.”Will Strauss, President of Forward Concepts Co., said, "There have been many attempts at building viable reconfigurable platforms. Based on the announcements to date, it looks like Elixent may be the first to move the capability into high volume consumer applications."
Key Elixent customers are already designing with D-Fabrix v2.0, which is fully supported by Elixent’s comprehensive design tool chain. The architecture is available on widely variant 130nm processes from a number of manufacturers.
About Elixent
Elixent is the leading supplier of production-ready reconfigurable semiconductor IP, a technology that provides users with the ability to change the function of a chip even whilst in use. D-Fabrix, the company’s patented reconfigurable algorithm processing (RAP) technology, provides ASIC designers with a flexible alternative to fixed function chips but without consuming the level of power normally associated with programmable technologies.This combination is of particular benefit to companies producing electronic products for imaging and communications applications in consumer and industrial markets. The low power consumption makes D-Fabrix particularly attractive for mobile and battery powered products.
Elixent is working with a number of tier one semiconductor manufacturers, including Panasonic and Toshiba. Visit http://www.elixent.com for more information.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Accelchip and Elixent form alliance to provide direct implementation path from Matlab to reconfigurable algorithm processing IP
- Andes Announces the AndesCore™ 46-Series Family and the 3rd generation Vector Processor AX46MPV with Matrix Extension
- First Public Demonstration Of Elixent’s Reconfigurable D-Fabrix Technology
- Toshiba & Elixent agree to jointly develop Reconfigurable Platform SoCs
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack