EEMBC Launches Embedded Industry's First Floating-Point Benchmark Suite Targeting Microcontrollers to High-End Multicore Processors
El Dorado Hills, Calif. â August 6, 2013 â The Embedded Microprocessor Benchmark Consortium (EEMBC) today announced FPMarkâ¢, a new benchmark suite that tracks the performance of embedded processors with floating-point hardware units (FPU), an increasingly popular and necessary feature to support graphics, audio, motor control, and many other high-end processing tasks. Uniquely, FPMark contains single (32 bit) and double (64 bit) precision workloads, as well as a mixture of small to large data sets to support microcontrollers to high-end processors, respectively. The EEMBC FPMark allows users to evaluate FPU performance on the basis of consistent and controlled data, delivering honest, reliable, and unbiased metrics to serve the needs of processor vendors, compiler vendors, and system developers.
Using floating-point (FP) representation enables more accurate calculations of fractional values than fixed-point numbers (integers) because exponents allow the decimal point to shift. Moreover, floating- point math makes numerical computation much easier and many algorithms implemented with floating point take fewer cycles to execute than fixed-point code (assuming similar precision). To take advantage of this efficiency, many embedded processors include hardware floating-point units (FPUs) to support these higher levels of precision.
The EEMBC FPMark Suite uses 10 diverse kernels to generate 53 workloads, each of which self-verify to ensure correct execution of the benchmark. These workloads are built on the same infrastructure as EEMBC MultiBenchâ¢, allowing the user to launch multiple contexts and demonstrate multicore scalability, as well as greatly simplifying the effort required to port the benchmarks to bare metal or implementations running Linux. The kernels in FPMark include a mixture of general-purpose algorithms (such as Fast Fourier Transform, linear algebra, ArcTan, Fourier coefficients, Hornerâs method, and Black Scholes) and complex algorithms (such as a neural network routine, a ray tracer, and an enhanced version of Livermore Loops).
âUntil now, the industry has lacked a reliable, useful, and consistent floating-point benchmark. In the same way that EEMBC CoreMark® was intended to be a âbetter Dhrystone,â FPMark provides an extreme improvement over the easily manipulated Whetstone and Linpack,â said EEMBC president, Markus Levy. âThe FPMark will expose and highlight the performance gains from innovations in FPU development in terms of real application performance.â
"Developing a reliable floating-point benchmark is a complex challenge â one that EEMBC overcame using many years of benchmark development experience. While many people have attempted to create a floating-point benchmark, most do not comprehend the extra effort required to ensure that the workload executes comparably regardless of compiler or hardware used,â said Linley Gwennap, president and principal analyst of The Linley Group. âFor example, itâs important that the FPMark was constructed in such a way to support advanced compiler optimizations, but not at the expense of optimizing away work that must be done during the execution of the benchmark.â
Similar to EEMBC CoreMark, certified scores are not required for FPMark, but EEMBC will promote the use of certified scores for members to ensure high-quality results. Non-members may obtain the entire FPMark suite, including source code and documentation, for only $495 for a single user corporate license or $195 for academic licensing. Contact EEMBC for more details.
About EEMBC
EEMBC, the Embedded Microprocessor Benchmark Consortium, founded in 1997, develops and certifies real-world benchmarks and benchmark scores. The processor benchmarks help designers select the right embedded processors and compilers for their systems. The system benchmarks help consumers and IT professionals select the best smartphones, tablets, and networking firewall appliances. Every processor submitted for EEMBC benchmarking is tested for parameters representing different workloads and capabilities in communications, networking, office automation, automotive/industrial, and embedded Java. System tests focus on two areas â smartphones/tablets and network appliances. With members including leading semiconductor, intellectual property, and compiler vendors, and leading OEMS, EEMBC establishes benchmark standards and provides certified benchmarking results through the EEMBC Technology Center. For more information, visit www.eembc.org.
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- EEMBC Publishes Benchmark Scores for Infineon Technologies' Carmel DSP Core And TriCore TC11IB Microcontroller
- EEMBC Publishes Benchmark Scores for Toshiba’s TMPR4927 MIPS-Based 64-Bit RISC Processor
- Tensilica Xtensa Processor Beats All Other Processor Cores on Four Real-World Processor Benchmark Tests Conducted by EEMBC
- EEMBC Publishes Benchmark Scores for IBM’s PowerPC 440GP Microprocessor
Latest News
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium