ECS develops new technology to facilitate System-on-Chip
July 30, 2007 -- A new simulator developed at the School of Electronics and Computer Science, which has been downloaded over 100 times over the last couple of months, will pave the way for smaller, more competitive handheld computing devices.
Professor Bashir Al-Hashimi and his team at the University’s School of Electronics & Computer Science (ECS) have developed NIRGAM (Network-on-Chip Interconnect RoutinG and Applications Modelling), a simulator which will make it possible to easily connect up the various cores which exist within a System-on-Chip (SoC).
According to Professor Al-Hashimi, as the demand for more functionality from hand-held devices increases, the current interconnection techniques will not be adequate to support more powerful devices, due to limited bandwidth scalability.
'The microelectronics industry predicts that in 2008 SoCs will contain over 50 processing and memory blocks and this will increase to 100 cores in 2012,' he said.
This led to Professor Al-Hashimi and Professor Alex Yakovlev at the University of Newcastle securing funding from the Engineering and Physical Sciences Research Council (EPSRC) in 2005 to develop the next generation of interconnection technology for multiprocessor SoCs, from which NIRGAM has been developed.
‘The availability of such a simulator will be welcomed by the SoC and Network-on-Chip (NoC) research communities since it allows researchers to plug-in and experiment with different applications and routing algorithms using different traffic and topologies,’ said Professor Al-Hashimi. ‘The availability of such a simulator is vital for researchers since it will enable them to evaluate quickly their routing algorithms and applications on a NoC platform, and without the need to develop long programs.’
Professor Bashir Al-Hashimi and his team at the University’s School of Electronics & Computer Science (ECS) have developed NIRGAM (Network-on-Chip Interconnect RoutinG and Applications Modelling), a simulator which will make it possible to easily connect up the various cores which exist within a System-on-Chip (SoC).
According to Professor Al-Hashimi, as the demand for more functionality from hand-held devices increases, the current interconnection techniques will not be adequate to support more powerful devices, due to limited bandwidth scalability.
'The microelectronics industry predicts that in 2008 SoCs will contain over 50 processing and memory blocks and this will increase to 100 cores in 2012,' he said.
This led to Professor Al-Hashimi and Professor Alex Yakovlev at the University of Newcastle securing funding from the Engineering and Physical Sciences Research Council (EPSRC) in 2005 to develop the next generation of interconnection technology for multiprocessor SoCs, from which NIRGAM has been developed.
‘The availability of such a simulator will be welcomed by the SoC and Network-on-Chip (NoC) research communities since it allows researchers to plug-in and experiment with different applications and routing algorithms using different traffic and topologies,’ said Professor Al-Hashimi. ‘The availability of such a simulator is vital for researchers since it will enable them to evaluate quickly their routing algorithms and applications on a NoC platform, and without the need to develop long programs.’
Related Semiconductor IP
- SHA-256 Secure Hash Algorithm IP Core
- EdDSA Curve25519 signature generation engine
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
Related News
- RISC-V Breakthrough: SpacemiT Develops Server CPU Chip V100 for Next-Generation AI Applications
- proteanTecs Launches Solution for System Production Analytics Based on Chip Telemetry
- MediaTek Develops Chip Utilizing TSMC’s 2nm Process, Achieving Milestones in Performance and Power Efficiency
- French Team Led by CEA-Leti Develops First Hybrid Memory Technology Enabling On-Chip AI Learning and Inference
Latest News
- Rebellions Collaborates with SK Telecom and Arm Targeting Sovereign AI and Telecom Infrastructure
- Sarcina Launches UCIe-A/S Packaging IP to Accelerate Chiplet Architectures
- BrainChip Unveils Radar Reference Platform to Bridge the ‘Identification Gap’ in Edge AI
- Siemens accelerates AI chip verification to trillion‑cycle scale with NVIDIA technology
- SiFive Raises $400 Million to Accelerate High-Performance RISC-V Data Center Solutions; Company Valuation Now Stands at $3.65 Billion