ECS develops new technology to facilitate System-on-Chip
-- A new simulator developed at the School of Electronics and Computer Science, which has been downloaded over 100 times over the last couple of months, will pave the way for smaller, more competitive handheld computing devices.
Professor Bashir Al-Hashimi and his team at the University’s School of Electronics & Computer Science (ECS) have developed NIRGAM (Network-on-Chip Interconnect RoutinG and Applications Modelling), a simulator which will make it possible to easily connect up the various cores which exist within a System-on-Chip (SoC).
According to Professor Al-Hashimi, as the demand for more functionality from hand-held devices increases, the current interconnection techniques will not be adequate to support more powerful devices, due to limited bandwidth scalability.
'The microelectronics industry predicts that in 2008 SoCs will contain over 50 processing and memory blocks and this will increase to 100 cores in 2012,' he said.
This led to Professor Al-Hashimi and Professor Alex Yakovlev at the University of Newcastle securing funding from the Engineering and Physical Sciences Research Council (EPSRC) in 2005 to develop the next generation of interconnection technology for multiprocessor SoCs, from which NIRGAM has been developed.
‘The availability of such a simulator will be welcomed by the SoC and Network-on-Chip (NoC) research communities since it allows researchers to plug-in and experiment with different applications and routing algorithms using different traffic and topologies,’ said Professor Al-Hashimi. ‘The availability of such a simulator is vital for researchers since it will enable them to evaluate quickly their routing algorithms and applications on a NoC platform, and without the need to develop long programs.’
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- All Digital Fractional-N RF Frequency Synthesizer PLL in GlobalFoundries 22FDX
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
Related News
- Nuvoton Develops OpenTitan® based Security Chip as Next Gen Security Solution for Chromebooks
- Cadence Expands System IP Portfolio with Network on Chip to Optimize Electronic System Connectivity
- Fractile Licenses Andes Technology's RISC-V Vector Processor as It Builds Radical New Chip to Accelerate AI Inference
- Jmem Tek and Andes Technology Partner on the World’ s First Quantum-Secure RISC-V Chip
Latest News
- SEMIFIVE Files for Pre-IPO Review on KRX
- Innosilicon Scales LPDDR5X/5/4X/4 and DDR5/4 Combo IPs to 28nm and 22nm, Cementing Its Position as the ‘One Stop’ for Memory Interface Solutions
- Synopsys Completes Acquisition of Ansys
- Zephyr 4.0 Now Available for SCR RISC-V IP
- Lattice Semiconductor and Missing Link Electronics Become Partners to Accelerate FPGA Design Projects