ECS develops new technology to facilitate System-on-Chip
July 30, 2007 -- A new simulator developed at the School of Electronics and Computer Science, which has been downloaded over 100 times over the last couple of months, will pave the way for smaller, more competitive handheld computing devices.
Professor Bashir Al-Hashimi and his team at the University’s School of Electronics & Computer Science (ECS) have developed NIRGAM (Network-on-Chip Interconnect RoutinG and Applications Modelling), a simulator which will make it possible to easily connect up the various cores which exist within a System-on-Chip (SoC).
According to Professor Al-Hashimi, as the demand for more functionality from hand-held devices increases, the current interconnection techniques will not be adequate to support more powerful devices, due to limited bandwidth scalability.
'The microelectronics industry predicts that in 2008 SoCs will contain over 50 processing and memory blocks and this will increase to 100 cores in 2012,' he said.
This led to Professor Al-Hashimi and Professor Alex Yakovlev at the University of Newcastle securing funding from the Engineering and Physical Sciences Research Council (EPSRC) in 2005 to develop the next generation of interconnection technology for multiprocessor SoCs, from which NIRGAM has been developed.
‘The availability of such a simulator will be welcomed by the SoC and Network-on-Chip (NoC) research communities since it allows researchers to plug-in and experiment with different applications and routing algorithms using different traffic and topologies,’ said Professor Al-Hashimi. ‘The availability of such a simulator is vital for researchers since it will enable them to evaluate quickly their routing algorithms and applications on a NoC platform, and without the need to develop long programs.’
Professor Bashir Al-Hashimi and his team at the University’s School of Electronics & Computer Science (ECS) have developed NIRGAM (Network-on-Chip Interconnect RoutinG and Applications Modelling), a simulator which will make it possible to easily connect up the various cores which exist within a System-on-Chip (SoC).
According to Professor Al-Hashimi, as the demand for more functionality from hand-held devices increases, the current interconnection techniques will not be adequate to support more powerful devices, due to limited bandwidth scalability.
'The microelectronics industry predicts that in 2008 SoCs will contain over 50 processing and memory blocks and this will increase to 100 cores in 2012,' he said.
This led to Professor Al-Hashimi and Professor Alex Yakovlev at the University of Newcastle securing funding from the Engineering and Physical Sciences Research Council (EPSRC) in 2005 to develop the next generation of interconnection technology for multiprocessor SoCs, from which NIRGAM has been developed.
‘The availability of such a simulator will be welcomed by the SoC and Network-on-Chip (NoC) research communities since it allows researchers to plug-in and experiment with different applications and routing algorithms using different traffic and topologies,’ said Professor Al-Hashimi. ‘The availability of such a simulator is vital for researchers since it will enable them to evaluate quickly their routing algorithms and applications on a NoC platform, and without the need to develop long programs.’
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related News
- Cadence Expands System IP Portfolio with Network on Chip to Optimize Electronic System Connectivity
- RISC-V Breakthrough: SpacemiT Develops Server CPU Chip V100 for Next-Generation AI Applications
- Arteris Selected by Nextchip to Accelerate Chip Designs for Automotive Vision Technology
- POLYN Technology Announces First Tapeout of NASP Chip
Latest News
- GlobalFoundries Licenses GaN Technology from TSMC to Accelerate U.S.-Manufactured Power Portfolio for Datacenter, Industrial and Automotive Customers
- Quintauris and Nuclei Collaborate to Expand RISC-V Solutions
- Ceva, Inc. Announces Third Quarter 2025 Financial Results
- TSMC October 2025 Revenue Report
- Tesla Considers Building ‘Tera Fab’ to Meet Future Chip Needs