Ireland's Duolog flips to an EDA business model
Peter Clarke, EE Times
(11/08/2007 10:59 AM EST)
LONDON — Duolog Technologies Ltd. (Dublin, Ireland) a provider of 802.11 wireless LAN intellectual property and design services, with offices in Dublin, Galway, and Budapest, Hungary has changed into an EDA company.
Duolog, founded in 1999, has grown to about 130 staff and has developed both design services and intellectual property block business models, however it is found its greatest success with licensing of verification and validation tools that automate the insertion of IP blocks into system-chips.
Ray Bulger, founder and CEO of Duolog, said that the IP business model had proved problematic in the wireless LAN space with all but the smallest companies refusing to pay royalties, preferring to try and cut one-off license deals, and a large number of chip companies taking other companies chips rather than develop SoCs.
But while Duolog found some resistance to its IP block business model it found tools that it had developed internally we're being requested.
(11/08/2007 10:59 AM EST)
LONDON — Duolog Technologies Ltd. (Dublin, Ireland) a provider of 802.11 wireless LAN intellectual property and design services, with offices in Dublin, Galway, and Budapest, Hungary has changed into an EDA company.
Duolog, founded in 1999, has grown to about 130 staff and has developed both design services and intellectual property block business models, however it is found its greatest success with licensing of verification and validation tools that automate the insertion of IP blocks into system-chips.
Ray Bulger, founder and CEO of Duolog, said that the IP business model had proved problematic in the wireless LAN space with all but the smallest companies refusing to pay royalties, preferring to try and cut one-off license deals, and a large number of chip companies taking other companies chips rather than develop SoCs.
But while Duolog found some resistance to its IP block business model it found tools that it had developed internally we're being requested.
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- Duolog Releases its Embedded Wireless LAN 802.11g Baseband Core as part of its WLAN Platform
- Ceva Retains Top Spot in Wireless Connectivity IP in Latest IPnest Report
- VeriSilicon Introduces FD-SOI Wireless IP Platform for Diverse IoT and Consumer Electronics Applications
- Mentor Graphics Adds NewLogic 802.11 Wireless LAN Platform to Growing Wireless Semiconductor IP Portfolio
Latest News
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology