Dense-Pac applies chip-stacking packaging to DSPs
Dense-Pac applies chip-stacking packaging to DSPs
By Semiconductor Business News
August 30, 2000 (8:56 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000830S0002
GARDEN GROVE, Calif.--Dense-Pac Microsystems Inc. here today introduced a new three-dimensional chip packaging technology for digital signal processors--enabling up to four DSP chips to be stacked on top of each other in a single package. "In system performance, horse power is king," noted Ted Bruce, president and chief executive officer of Dense-Pac. "You have a significant advantage if you can put more under the hood than your competitors." Bruce said his company's new Help-Stack package will enable designers to more than double the performance of systems by stacking multiple DSP chips in 3-D configurations, taking up the board space of one processor. The concept is similar to memory stacking. Dense-Pac said its 3-D stacking technology is suitable for a range of DSP applications, including telecommunications, audio, video, control, and monitoring systems.
Related Semiconductor IP
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
Related News
- Wafer Stacking Technology Promises Faster, Denser System-On-a-Chip (SOC)
- Cadence Delivers Integrated System Design Solution for TSMC InFO Packaging Technology
- Cadence Expands Capabilities of Integrated Design and Analysis Flow for TSMC InFO Packaging Technology
- Magillem EDA solution selected by Renesas for design automation, IP packaging and content generation
Latest News
- Ultra Accelerator Link™ (UALink™) Consortium Publishes Four Specifications Defining In-Network Compute, Chiplets, Manageability and 200G Performance
- GUC Monthly Sales Report – March 2026
- Qualitas Semiconductor Licenses 2nm Process-Based MIPI C/D-PHY IP to U.S. Edge AI SoC Company
- Global Semiconductor Sales Increase Substantially in February
- Hardware Root of Trust Essential for AI Chip Integrity