Dense-Pac applies chip-stacking packaging to DSPs
Dense-Pac applies chip-stacking packaging to DSPs
By Semiconductor Business News
August 30, 2000 (8:56 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000830S0002
GARDEN GROVE, Calif.--Dense-Pac Microsystems Inc. here today introduced a new three-dimensional chip packaging technology for digital signal processors--enabling up to four DSP chips to be stacked on top of each other in a single package. "In system performance, horse power is king," noted Ted Bruce, president and chief executive officer of Dense-Pac. "You have a significant advantage if you can put more under the hood than your competitors." Bruce said his company's new Help-Stack package will enable designers to more than double the performance of systems by stacking multiple DSP chips in 3-D configurations, taking up the board space of one processor. The concept is similar to memory stacking. Dense-Pac said its 3-D stacking technology is suitable for a range of DSP applications, including telecommunications, audio, video, control, and monitoring systems.
Related Semiconductor IP
- USB 20Gbps Device Controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
- Bluetooth Low Energy Subsystem IP
Related News
- Wafer Stacking Technology Promises Faster, Denser System-On-a-Chip (SOC)
- Cadence Delivers Integrated System Design Solution for TSMC InFO Packaging Technology
- Cadence Expands Capabilities of Integrated Design and Analysis Flow for TSMC InFO Packaging Technology
- Magillem EDA solution selected by Renesas for design automation, IP packaging and content generation
Latest News
- Ceva Appoints Former Microsoft AI and Hardware Leader Yaron Galitzky to Accelerate Ceva’s AI Strategy and Innovation at the Smart Edge
- Dnotitia Unveils VDPU IP, the First Accelerator IP for Vector Database
- Ambient Scientific AI-native processor for edge applications offers 100x power and performance improvements over 32-bit MCUs
- Qualitas Semiconductor Signs PCIe Gen 4.0 PHY IP License Agreement with Leading Chinese Fabless Customer
- Signal Edge Solutions Joins AMD Embedded Partner Program