Wafer Stacking Technology Promises Faster, Denser System-On-a-Chip (SOC)
Tachyon Semiconductor and Los Alamos National Laboratories Explore Applications
Naperville, IL - June 10, 2002 - A novel wafer-stacking process developed by Tachyon Semiconductor offers unprecedented speed and density advantages for multi-functional "System-On-a-Chip" (SOC) devices. These advantages have attracted the attention of Los Alamos National Laboratories, resulting in an agreement to explore and define the production of 3-D integrated devices.
At present, SOC devices are manufactured by building many different types of circuitry onto a single silicon wafer. Forcing disparate elements onto one wafer invariably leads to process compromises and prevents any meaningful optimization. Tachyon's wafer stacking process allows different circuitry elements to be built on several separate wafers, each wafer fully optimized for its specific components. The finished wafers are stacked, bonded, and interconnected with thousands of through-silicon "vias" to create a fully integrated device. This process was labeled as a "top new technology" in Electronic Design magazine's 2002 Top Ten Forecast.
Tachyon Semiconductor Corporation has been sub-contracted by the University of California and Timension Inc. (of Mountainview, CA) to adapt its technology for use in devices being developed by the US Department of Energy's Los Alamos National Laboratories (LANL). Under the agreement, Tachyon will produce a report detailing the production of an SOC device with separate layers for the microprocessor, flash memory, FPGA (programmable logic), and DRAM (mass memory).
Scott Johnston, Tachyon's Director of Engineering, states: "Our team is thrilled to be working with an organization like Los Alamos National Laboratories. Their reputation as one of the world's premier research and development labs makes it especially exciting for us to be helping them to apply our stacking technology."
Tachyon Semiconductor Corporation is a privately held fabless semiconductor and engineering design services company that has developed significant intellectual property concerning stacked memory and SOC integrated circuits. To find out more about Tachyon's technology, check out www.tachyonsemi.com on the World Wide Web.
Related Semiconductor IP
- USB 20Gbps Device Controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
- Bluetooth Low Energy Subsystem IP
Related News
- Cadence Delivers 13 New VIP and Expands System VIP Portfolio to Accelerate Automotive, Hyperscale Data Center and Mobile SoC Verification
- Synopsys and Arm Strengthen Collaboration for Faster Bring-Up of Next-Generation Mobile SoC Designs on the Most Advanced Nodes
- Movellus Announces Industry-First Integrated Droop Response System for SoCs
- Droop response system IP made available for SoC designs
Latest News
- Ceva Appoints Former Microsoft AI and Hardware Leader Yaron Galitzky to Accelerate Ceva’s AI Strategy and Innovation at the Smart Edge
- Dnotitia Unveils VDPU IP, the First Accelerator IP for Vector Database
- Ambient Scientific AI-native processor for edge applications offers 100x power and performance improvements over 32-bit MCUs
- Qualitas Semiconductor Signs PCIe Gen 4.0 PHY IP License Agreement with Leading Chinese Fabless Customer
- Signal Edge Solutions Joins AMD Embedded Partner Program