Wafer Stacking Technology Promises Faster, Denser System-On-a-Chip (SOC)
Tachyon Semiconductor and Los Alamos National Laboratories Explore Applications
Naperville, IL - June 10, 2002 - A novel wafer-stacking process developed by Tachyon Semiconductor offers unprecedented speed and density advantages for multi-functional "System-On-a-Chip" (SOC) devices. These advantages have attracted the attention of Los Alamos National Laboratories, resulting in an agreement to explore and define the production of 3-D integrated devices.
At present, SOC devices are manufactured by building many different types of circuitry onto a single silicon wafer. Forcing disparate elements onto one wafer invariably leads to process compromises and prevents any meaningful optimization. Tachyon's wafer stacking process allows different circuitry elements to be built on several separate wafers, each wafer fully optimized for its specific components. The finished wafers are stacked, bonded, and interconnected with thousands of through-silicon "vias" to create a fully integrated device. This process was labeled as a "top new technology" in Electronic Design magazine's 2002 Top Ten Forecast.
Tachyon Semiconductor Corporation has been sub-contracted by the University of California and Timension Inc. (of Mountainview, CA) to adapt its technology for use in devices being developed by the US Department of Energy's Los Alamos National Laboratories (LANL). Under the agreement, Tachyon will produce a report detailing the production of an SOC device with separate layers for the microprocessor, flash memory, FPGA (programmable logic), and DRAM (mass memory).
Scott Johnston, Tachyon's Director of Engineering, states: "Our team is thrilled to be working with an organization like Los Alamos National Laboratories. Their reputation as one of the world's premier research and development labs makes it especially exciting for us to be helping them to apply our stacking technology."
Tachyon Semiconductor Corporation is a privately held fabless semiconductor and engineering design services company that has developed significant intellectual property concerning stacked memory and SOC integrated circuits. To find out more about Tachyon's technology, check out www.tachyonsemi.com on the World Wide Web.
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- All Digital Fractional-N RF Frequency Synthesizer PLL in GlobalFoundries 22FDX
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
Related News
- Cadence Unveils Next-Generation Sigrity X for Up to 10X Faster System Analysis
- Cadence Delivers 13 New VIP and Expands System VIP Portfolio to Accelerate Automotive, Hyperscale Data Center and Mobile SoC Verification
- Synopsys and Arm Strengthen Collaboration for Faster Bring-Up of Next-Generation Mobile SoC Designs on the Most Advanced Nodes
- Movellus Announces Industry-First Integrated Droop Response System for SoCs
Latest News
- SEMIFIVE Files for Pre-IPO Review on KRX
- Innosilicon Scales LPDDR5X/5/4X/4 and DDR5/4 Combo IPs to 28nm and 22nm, Cementing Its Position as the ‘One Stop’ for Memory Interface Solutions
- Synopsys Completes Acquisition of Ansys
- Zephyr 4.0 Now Available for SCR RISC-V IP
- Lattice Semiconductor and Missing Link Electronics Become Partners to Accelerate FPGA Design Projects