Denali and LSI Logic Embark on Strategic Memory Interface IP Agreement
PALO ALTO, Calif. -- Sept. 26, 2005
-- Denali Software Inc. today announced that LSI Logic will use the Denali Databahn(TM) DDR controller intellectual property (IP) to support RapidChip® Platform ASIC and application specific integrated circuit (ASIC) technologies.
Through the agreement, Denali and LSI Logic will provide a comprehensive roadmap of DDR memory controllers, an interface core used pervasively in system-on-chip (SoC) designs. LSI Logic customers gain access to Denali's Databahn IP solution featuring a highly configurable memory controller logic core. Leveraging LSI Logic's optimized physical interface, Denali's pre-verified controllers for DDR1 and DDR2 memory enables design teams to reduce risk, development time and cost.
The Databahn DDR memory controller from Denali is a powerful, multi-port solution that can be configured to support a wide range of market applications, such as storage, servers and computing. Databahn IP supports the latest memory types including DDR1, DDR2 and mobile DDR, and is currently licensed for use in more than 170 designs, with 65 designs now in production silicon.
"High-performance DDR memory systems are a critical requirement for LSI Logic's customers," said Harmel Sangha, director, CoreWare IP Marketing, LSI Logic. "This agreement underscores our commitment to technology leadership as we enable best-in-class complex system components for our customers. We have been aggressive in ensuring a seamless process that enables our customers to efficiently deploy DDR1/DDR2 memory systems in ASIC and RapidChip® Platform ASIC technologies."
LSI Logic and Denali provide more technical details of this solution in webcast titled, "Comprehensive DDR Solutions for LSI Logic ASIC and RapidChip Customers." The webcast is available now at http://www.denali.com/tv/LSI20050912 . Mark Gogolewski, Denali's chief technical officer and Harmel Sangha, director of CoreWare IP marketing, LSI Logic, describe how design teams benefit from the joint solution.
"We are proud that LSI Logic has chosen Denali for its memory solutions," says Denali's Gogolewski. "There is a demand for proven solutions as more chip designers are turning to IP for their DDR memory system requirements. We are seeing an increasing need for this in both the ASIC and in RapidChip Platform ASIC segments. By teaming with LSI Logic, we are now making this high-quality IP available as a cost-effective solution for customers in a broad range of end-markets."
Further details about LSI Logic's Platform ASIC solution are also available at: http://platformasics.eetimes.com , which provides resources such as white papers, application notes, etc., by Denali, LSI Logic, ARM, Arrow, CAST, GDA Technologies, Inc., Modelware, and Synplicity.
About Denali Software, Inc.
Denali Software Inc. is the world's leading provider of Engineering Design Automation (EDA) tools and Intellectual Property (IP) solutions for chip interface design, integration and verification. Its Databahn(TM) IP products offer fully configurable controllers for Flash, DRAM, and hard disk drives. Dataplex(TM) is an integrated subsystem of Databahn IP cores that provides optimal dataflow from external memory and storage to system designs. Denali's PureSpec(TM) and MMAV(TM) verification IP support all complex interfaces, including DRAM, Flash, PCI Express, ASI, AMBA, USB, Ethernet, CE-ATA, and Serial ATA. Denali's Blueprint product is an ESL product for on-chip register design and management. More than 400 companies worldwide use Denali's tools, technology, and services to design and verify complex chip interfaces for communication, consumer, and computer products. For more information, visit Denali at http://www.denali.com , call 650-461-7200.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- PGC Strengthens Cloud and AI ASIC Acceleration with Synopsys’ Next-Generation Interface and Memory IP on Advanced Nodes
- LSI Adopts Denali's PCI Express 2.0 Solutions to Streamline RAID Technology
- Industry Collaboration For DDR Memory System Development Joined by LSI and STMicroelectronics
- Rambus and Northwest Logic Certify Interoperability of HBM2 Interface Solution for High-performance Networking and Data Center Applications
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP