ASIC Architect Announces the Availability of DDR 3 Controller Cores
ASIC Architect strengthens its position in DDR Controller for high-end ASIC and SoC market.
Santa Clara, CA -- Apr. 28, 2008 -- ASIC Architect, Inc. today announced the availability of DDR 3 Controller Cores. The DDR 3 Controller Core supports JEDEC’s DDR 3 DRAM architecture. The DDR 3 Controller core combined with the newly released Multi-Port Intelligent Arbiter and Scheduler (MPIAS) Core provides a winning solution for the high-end ASIC/SoC customers looking for high performance measured by low latency, low power, high throughput, QOS, and fairness control. This follows the footsteps of company’s highly successful industry-leading controllers in the area of PCI Express, DDR and SATA.
ASIC Architect is high-speed controller solutions company, focused on ASIC/SoC. The company’s portfolio of high end products includes PCI Express Gen1/Gen2, DDR I/II, Mobile DDR and SATA Controller cores. The core products, in combination with bridge products such as AMBA 2 AHB and AMBA 3 AXI bridges, provide a powerful system level solutions for the customers.
The DDR 3 Controller supports multi-purpose register (MPR), ZQ calibration and Write Leveling features. The controller works from 800MHz through 1600MHz. The controller support configurable memory data-width – 16bit or 32 bit or 64 bit with an option of ECC support. The attributes of the controller include low latency, low power, high throughput and low gate-count. The architecture of the DDR 3 Controller Solution, comprising – DDR 3 Controller, Multi-Port Intelligent Arbiter and Scheduler, AMBA 2 AHB or AMBA 3 AXI Connection, results in a powerful solution targeted towards high-end storage and video applications.
"We strive to keep adding value in the cutting-edge areas of PCIe, SATA and DDR solutions to serve our high-end ASIC/SoC customers. The controller is architected and designed by industry veterans with years of experience in using DDR in a SoC environment,” says Kishore Mishra. “Adding DDR 3 Controller to our portfolio puts us in a strong footing of capturing the growing high speed controller market."
The product is available immediately for current and potential DDR Controller customers.
About ASIC Architect Products and Services:
ASIC Architect offers a wide range of high speed controller cores – PCI Express, DDR and SATA Cores, and the solution logic for these high-end cores for ASIC/SoC. The company is headquartered at Santa Clara, CA with an international presence at Bhubaneswar, India.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- ASIC Architect Announces Availability of Configurable AMBA 3 AXI Bridge for DDR Controller Cores
- HDMI 2.0 Tx PHY and Controller IP Cores is available with Source Code license (Unlimited use with modification rights)
- DDR5/DDR4/LPDDR5 Combo PHY IP Cores which is Silicon Proven in 12FFC with Matching Controller IP Cores is available for license to accelerate your Memory Interfacing Speeds
- Embrace the new age of ultra-high-definition multimedia with HDMI 2.0 Rx PHY IP Cores in 12FFC process technology with matching controller
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development