D’Gipro seeks U.S. design partner
| EE Times: Indian firm seeks U.S. design partner | |
| K.C. Krishnadas (09/19/2005 10:05 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=170704393 | |
| BANGALORE, India D’Gipro Systems, an 18-year-old design house based here, is talking to an unidentified U.S. firm in an attempt to capitalize on the growing need for design services from India. D’Gipro Systems Pvt. Ltd. is seeking a marketing or joint venture pact to attract business from the U.S., Europe and Japan. D’Gipro had revenues of about $3 million in 1999, but revenues have since slumped. Revenues last year totaled just $1.5 million. “Demand for design from India is growing and will do so for the next four or five years. Unless we have a marketing tie-up, a joint venture or a merger we may not be able to properly capitalize on growing demand,” said D'Gipro President and CEO S. Ramachandran. D’Gipro’s VLSI, pc-board and embedded design services, mostly for telecommunications and networking customers, employ about a 100 staffers. A sister company, D’Gipro Design Automation and Marketing, markets EDA tools and training. The latter trains local and foreign engineers and is the authorized training partner for Synopsys in India. “A tie-up will help us double revenues very fast and take up the verification, implementation and well as design services work that is increasingly coming our way,” Ramachandran added.
| |
| - - | |
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Orthogone Becomes Texas Instruments Design Partner
- Perceptia Updates Design Kit for pPLL03 on GlobalFoundries 22FDX Platform
- HCLTech joins Samsung Advanced Foundry Ecosystem as a Design Solution Partner
- Premier ASIC and SoC Design Partner, Sondrel, Rebrands as Aion Silicon
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP