CXL Spec Grows, Absorbs Others to Collate Ecosystem
By Gary Hilson, EETimes (September 23, 2022)
Many vendors are just mastering 2.0 features as 3.0 adds more functionality.
The Compute Express Link (CXL) protocol is arguably the fastest-evolving specification in the computing world, with the third iteration published just a bit longer than three years after its inception. But even with many vendors developing CXL products, there is a lot of work to be done to build out the ecosystem.
The recent Flash Memory Summit provided a forum for the latest features of the protocol, as well as myriad vendors outlining how they are contributing to the ecosystem. It was also a platform to announce further consolidation of related standards under the CXL group, which recently became a formal consortium.
Regardless of where they fit into this ecosystem, a recurring theme was that the CXL spec is revolutionary rather than evolutionary, unlike other protocols like PCI Express (PCIe) that have been steadily plugging away for more than a decade.
To read the full article, click here
Related Semiconductor IP
- CXL 3.0 Controller
- CXL Controller IP
- CXL memory expansion
- CXL 3 Controller IP
- CXL 4.0/3.2/3/2 Verification IP
Related News
- CXL Consortium Signs Agreement with Gen-Z Consortium to Accept Transfer of Gen-Z Specifications and Assets
- CXL Consortium and OpenCAPI Consortium Sign Letter of Intent to Transfer OpenCAPI Specifications to CXL
- Actel Delivers SX-A FPGAs Qualified To Military Specifications
- Actel Unveils Industry's First Flash-Based FPGAs Qualified to Full Military Specifications
Latest News
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard
- Sofics joins GlobalFoundries’ GlobalSolutions Ecosystem to Enhance Chip Robustness, Performance and Design Efficiency