CXL Spec Grows, Absorbs Others to Collate Ecosystem
By Gary Hilson, EETimes (September 23, 2022)
Many vendors are just mastering 2.0 features as 3.0 adds more functionality.
The Compute Express Link (CXL) protocol is arguably the fastest-evolving specification in the computing world, with the third iteration published just a bit longer than three years after its inception. But even with many vendors developing CXL products, there is a lot of work to be done to build out the ecosystem.
The recent Flash Memory Summit provided a forum for the latest features of the protocol, as well as myriad vendors outlining how they are contributing to the ecosystem. It was also a platform to announce further consolidation of related standards under the CXL group, which recently became a formal consortium.
Regardless of where they fit into this ecosystem, a recurring theme was that the CXL spec is revolutionary rather than evolutionary, unlike other protocols like PCI Express (PCIe) that have been steadily plugging away for more than a decade.
To read the full article, click here
Related Semiconductor IP
- CXL 4 Verification IP
- VIP for Compute Express Link (CXL)
- CXL 3.0 Controller
- CXL Controller IP
- CXL memory expansion
Related News
- CXL Consortium Signs Agreement with Gen-Z Consortium to Accept Transfer of Gen-Z Specifications and Assets
- CXL Consortium and OpenCAPI Consortium Sign Letter of Intent to Transfer OpenCAPI Specifications to CXL
- Actel Delivers SX-A FPGAs Qualified To Military Specifications
- Actel Unveils Industry's First Flash-Based FPGAs Qualified to Full Military Specifications
Latest News
- Avalanche Technology and NHanced Semiconductors Deliver the Industry’s First Truly Space Grade MRAM Boot Solution for RadHard System-in-Package Integration
- Marvell Completes Acquisition of XConn Technologies
- Rambus Announces Departure of Chief Financial Officer
- AI Elevates Production Management’s Importance in the ASIC Value Chain
- Cadence Unleashes ChipStack AI Super Agent, Pioneering a New Frontier in Chip Design and Verification