Leveraging Cryogenics and Photonics for Quantum Computing
By Saumitra Jagdale, EETimes Europe ( April 23, 2024)
While sureCore focuses on cryogenic semiconductor design, Quantum Computing works on photonics-based technologies.
Quantum computing offers considerable potential for addressing problems that classical computers find impossible, but fully realizing quantum computing’s advantages will require the precise control of quantum bits. Toward that end, companies like sureCore and Quantum Computing (QCI) have emerged with distinct approaches. While sureCore focuses on cryogenic semiconductor design, pushing performance limits to near-zero temperatures, QCI works on photonics-based technologies, harnessing the power of light to manipulate qubits.
Quantum-ready cryogenic semiconductors
SureCore is developing cryogenic CMOS circuits designed to operate at temperatures close to absolute zero, a requirement for many quantum systems. In an interview with EE Times Europe, sureCore CEO Paul Wells discussed the challenges of electronics operating at cryogenic temperatures.
To read the full article, click here
Related News
- sureCore-led consortium wins £6.5M Innovate UK grant to develop cryogenic CMOS IP to accelerate Quantum Computing scalability
- PsiQuantum Expands Development Engagement and Plan for Production Ramp of Quantum Computing Technology at SkyWater's Minnesota Fab
- Semiconductor startup, Enosemi, launches with a committed commercial license to key silicon photonics design IP created by Luminous Computing
- Siemens collaborates with sureCore and Semiwise to pioneer quantum computing ready cryogenic semiconductor designs
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale